
This is an electronic reprint of the original article.
This reprint may differ from the original in pagination and typographic detail.

Rahimpour, Saeed; Husev, Oleksandr; Vinnikov, Dmitri; Kurdkandi, Naser Vosoughi;
Tarzamni, Hadi
Fault Management Techniques to Enhance the Reliability of Power Electronic Converters

Published in:
IEEE Access

DOI:
[10.1109/ACCESS.2023.3242918](https://doi.org/10.1109/ACCESS.2023.3242918)

Published: 06/02/2023

Document Version
Publisher's PDF, also known as Version of record

Published under the following license:
CC BY

Please cite the original version:
Rahimpour, S., Husev, O., Vinnikov, D., Kurdkandi, N. V., & Tarzamni, H. (2023). Fault Management Techniques to Enhance the Reliability of Power Electronic Converters: An Overview. *IEEE Access*, 11, 13432-13446. <https://doi.org/10.1109/ACCESS.2023.3242918>

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.

Received 2 January 2023, accepted 2 February 2023, date of publication 6 February 2023, date of current version 13 February 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3242918

TOPICAL REVIEW

Fault Management Techniques to Enhance the Reliability of Power Electronic Converters: An Overview

SAEED RAHIMPOUR¹, (Student Member, IEEE),
OLEKSANDR HUSEV¹, (Senior Member, IEEE), DMITRI VINNIKOV¹, (Fellow, IEEE),
NASER VOSOUGHI KURDKANDI², (Member, IEEE), AND
HADI TARZAMNI³, (Student Member, IEEE)

¹Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, 19086 Tallinn, Estonia

²Department of Electrical and Computer Engineering, San Diego State University, San Diego, CA 92182, USA

³Department of Electrical Engineering and Automation, Aalto University, 02150 Espoo, Finland

Corresponding author: Hadi Tarzamni (hadi.tarzamni@aalto.fi)

This work was supported in part by the Estonian Research Council under Grant PRG675; in part by the Estonian Centre of Excellence in Zero Energy and Resource Efficient Smart Buildings and Districts (ZEBE); in part by the Jenny and Antti Wihuri Foundation; and in part by the Finnish Electronic Library (FinElib), Finland, under the FinElib consortium's agreement with the Institute of Electrical and Electronics Engineers (IEEE).

ABSTRACT The reliability of power electronic converters is a major concern in industrial applications because of using prone-to-failure elements such as high-power semiconductor devices and electronic capacitors. Hence, designing fault-tolerant inverters has been of great interest among researchers in both academia and industry over the last decade. Among the three stages of fault management, compensating the fault is the most important and challenging part. The techniques for fault compensation can be classified into three groups: hardware redundancy methods which use extra switches, legs, or modules to replace the faulty parts directly or indirectly, switching states redundancy methods which are about omitting and replacing the impossible switching states, and unbalance compensation including the techniques to compensate for the unbalances in the system caused by a fault. In this paper, an overview of fault-tolerant inverters is presented. A classification of fault-tolerant inverters is demonstrated and major cases in each of its categories are explained.

INDEX TERMS Reliability, fault compensation, fault-tolerant converter, fault management, multilevel inverter, redundancy.

I. INTRODUCTION

In recent decades, power electronics have been increasingly used in modern power systems. Power electronic converters are the main energy conversion system in a wide range of applications such as renewable energy systems, energy storage systems, smart and microgrid technologies, dc transmission and distribution systems, electric motor drives, and power supplies [1], [2], [3], [4]. The widespread use of power electronic converters in various industries has made their reliable performance a top priority [5].

The associate editor coordinating the review of this manuscript and approving it for publication was Bo Pu¹.

Reliability is defined as the ability of an item to perform a required function under stated conditions for a certain period [6]. It is often measured by the probability of failure, frequency of failure, or terms of availability. The essence of reliability engineering is to prevent the creation of failures and faults. A fault in a power electronic system not only may cause an unscheduled interruption, which is not tolerated, but may even lead to a disastrous accident [7], [8]. These unplanned interruptions may cause significant safety concerns and an increase in system operation costs as well [9]. It is therefore clear that the push toward ever-more reliable power electronic products is critical for all industries power networks in rural areas, critical medical equipment power




FIGURE 1. Distribution of unscheduled maintenance events of a PV plant.

supplies, aircraft, and naval power systems, satellite systems with unfeasible maintenance, and wind and solar farm with extensive and widely distributed parts [10]. Considerable manufacturers have been getting a growing awareness of the protection efficiency and maintenance costs of power electronic devices [4]. Hence, the reliability of power electronics is recognized as one of the top research topics, the importance of which is growing rapidly [11].

Inverters play an important role in the reliability of electrical systems such as renewable energy systems, motor drives, electric vehicles, etc. Industrial experiences show that converters are frequent failure sources in many applications such as wind and PV systems [12]. As an example, as shown in Fig. 1, inverters are responsible for about 37 percent of unscheduled maintenance events in PV systems. Therefore, the reliability of inverters is a major concern in industrial applications, especially due to the use of a large number of high-power semiconductor devices with high power densities and high failure rates.

Although there are lots of efforts to make two-level inverters reliable, the fault-tolerant ability is a more significant challenge in the multilevel inverters, as the possibility of failure is higher for these converters due to the higher number of switching devices [13], [14], [15]. Therefore, the study of the fault management operation is mainly focused on multilevel converters.

As shown in Fig. 2, generally, the failure in converters can be classified into catastrophic fault due to single-event over-stress and wear-out failure due to the long-time degradation of components. Fig. 3 demonstrates the general guideline for the reliability of power electronic converters. This figure divides the discussion of the reliability of power converters into two aspects: fault management and lifetime management. However, in research, There is usually a distinction between these two reliability areas [16]. Fault management is responsible for managing the catastrophic faults in converters, such as Short-Circuit (SC) and Open-Circuit (OC) faults that can cause destructive damage [17]. The other aspect of reliability




FIGURE 2. Classification of failures in power converters.

is lifetime management, which is mainly concerned with the wear-out issue of the components and devices of the system. It consists of three major subcategories: lifetime analysis, lifetime prediction, and lifetime extension. However, the focus of this survey is just on the fault management aspect of reliability, especially fault compensation and the survey on lifetime management of power electronic converters has been discussed in [16].

Power semiconductors and capacitors are the most vulnerable power electronic components [18]; therefore, the reliability of power converters mostly focuses on these failure-prone power electronic components. capacitors are sensitive to thermal and electrical stresses and have the main disadvantage of low lifespan and high degradation failure rate [19]. It is demonstrated in Fig. 4 that about 18% of the faults in converters are caused by the degradation of capacitors. Electrolytic capacitors, which are mostly used as dc-link capacitors, have the shortest lifetime among all capacitors. These capacitors are among the major failure factors in PV inverters. Many efforts have been done to improve the reliability of power electronic converters by minimizing dc-link capacitance so that small capacitors with a long lifetime can be used to replace electrolytic capacitors. Hence, some research investigations have been devoted to reducing the size of capacitors in inverters as well as replacing the electrolytic capacitors with non-electrolytic capacitors. However, these approaches include extra components along with the increased complexity of the switching patterns. In three-phase applications, a lower amount of capacitance can be used where the power pulsation is lower [20]. In fact, addressing the faults of capacitors is mostly focused on the prevention of faults, and fault management techniques are not discussed in the literature. however, due to the features of the switches, there are many methods that can ameliorate converters' fault conditions.

As was mentioned earlier, generally, the faults in power devices can be divided into two cases: SC fault and OC fault. SC faults affecting the switches are the most serious faults [21]. An SC fault will produce an abnormal overcurrent, causing serious damage to other parts within a very short period of time [22]. Therefore, SC fault-tolerant control




FIGURE 3. Guideline of the reliability of power electronic systems [16].




FIGURE 4. Failure distribution among major components in a typical converter.

strategies rely heavily on hardware [23]. This fault is caused primarily by continuous gate pulses, overvoltage, an internal fault caused by overheating, and freewheeling diode failure caused by high reverse recovery voltages [24]. Fast fuse devices connected in series with power devices can convert short circuit faults to open circuit faults whenever the fusible element opens [25].

A variety of mechanisms can cause OC faults, including bond-wire lift-off, gate driver failure, or internal connection rupture caused by thermal or mechanical shocks [26], [27]. The converter operates at low power quality after an OC fault, causing additional stresses on its circuit components, causing secondary problems [28].

When a fault occurs, the fault management operation is activated which consists of fault diagnosis and fault compensation.

This work focuses on methods to compensate for the faults. These techniques of fault compensation in inverters are classified. First, fault isolation techniques are explained which are categorized by hardware-based and modulation-based methods. Then the redundancy methods as the popular approach to reconfiguring the inverter in the post-fault are discussed in detail. Finally, the control techniques to regain the converter's pre-fault performance are described using figures.

II. FAULT DIAGNOSIS

Fault diagnosis or fault detection is the first step once a fault occurs. Fault diagnostic techniques for inverters can be divided into model-based and data-driven methods. The model-based methods are based on the analytical model of the converter [29]. They usually need to consider the dynamic properties and operation mechanism of the system, then establish an accurate mathematical model [30]. The data-driven fault diagnosis methods do not need to know the exact analytical model of the system. They directly analyze and process the measured data [31]. These techniques include signal processing methods, statistical analysis, and artificial intelligence. There is also a hybrid method that uses a combination of these two methods.

It is worth noting that the fault detection method is not the main concern of this paper. In [32], fault Diagnosis techniques for Modular Multilevel Converters (MMCs) are reviewed. References [33] and [34] have evaluated IGBT's different fault diagnosis approaches. References [35] and [36] present a comprehensive survey of fault diagnosis techniques.

III. FAULT ISOLATION

Fault isolation is the first step in tackling a fault in a system. When a fault occurs in an inverter, some switching states may be unavailable due to the SC or OC of the faulty switches. These switching states should be avoided or the faulty components themselves should be isolated so that the system continues to function and prevents damage to the whole system. These schemes are performed by adding some extra elements such as fuses and TRIACs and their goal is to isolate the faulty switch(es). Fault isolation usually results in the degradation of the system's performance, especially in the output voltage and THD. Therefore, there have to be solutions to compensate for the effects of the fault which are discussed in section III.

In Fig. 5(a) [37] one phase of a three-phase two-level inverter is demonstrated. If the switch S_{a2} fails SC, first, the switch S_{a1} should be turned off temporarily. Next, the TRIAC T_a is turned on to make a shoot-through in the bottom dc bus and blow the fuse F_{a2} . Now the S_{a2} is off the circuit. Requiring access to the midpoint of the dc-link and increased parasitic inductance because of the fuses are limitations of this approach.

In Fig. 5(b) [38], [39], when S_{a2} fails OC, S_{a2} and T_a are turned on to create an SC across the top capacitor which blows the fuse F_a . The inverter leg which corresponds to the phase "a" is now isolated. On the other hand, if S_{a2} fails short, turning off S_{a1} is the first step. Then the TRIAC T_a is turned on which causes a shoot through in the bottom dc bus capacitor and blows F_a which isolates the whole leg "a".

In Fig. 5(c) [40], when the switch S_{a2} fails either SC or OC, S_{a1} is turned off and T_{a1} is turned on. This creates a shoot-through that blows the fuse F_{a2} which removes the switch S_{a2} from the circuit. Require a high number of components and increased parasitic inductance because of the fuses. are the

drawbacks of this technique. Also, relatively large capacitors are needed to decrease the isolation time.

In another approach which is shown in Fig. 5(d), after isolating the faulty leg, the neutral point of the three-phase motor is forced to connect to the dc-link midpoint by turning on the TRIAC T_a .

One leg of a three-phase Neutral Point Clamped (NPC) inverter with an isolation circuit is shown in Fig. 5(e) [41], [42]. If S_{a1} fails short, then the top dc-bus capacitor will experience an SC through D_{a2} and F_{a2} during the zero switching state in which S_{a2} and S_{a3} are turned on. To avoid this switching state, T_{a2} is turned on to blow the fuse F_{a2} . The inverter is turned into a two-level inverter where the output voltage is the same as before, but its THD decreases.

In the modified NPC inverter in [43], [44], and [45] (Fig. 5(f)) the faulty phase is forced to connect to the dc-link midpoint via an additional TRIAC. After faults, the reconfigured system is similar to the structure where only four switches are used to drive a three-phase machine. Since the inverter is still capable of providing the full rated current, the maximum balanced line-to-line output voltage in postfault operations is reduced to half of its nominal value. The limitations of this approach are requiring access to the midpoint of the dc-link, and oversized dc-bus capacitors.

ANPC converter shown in Fig. 5(g) can be operated as a three-level leg after a single-switch SC fault [41], [42]. For example, if S_{a1} fails short, thyristor T_{a2} is turned on to blow fuse F_2 . However, unlike NPC, the zero state still can be obtained by turning on switches S_{a2} and S_{a5} . The other switching states remain unchanged. After the fault, the output voltage will experience no change in value, however, the voltage stress on the healthy devices equals dc-bus voltage.

The cascaded H-bridge (CHB) inverter shown in Fig. 6, is one of the popular converter topologies used in high-power medium-voltage motor drives to achieve medium-voltage with low harmonic distortion [46]. The wide adoption of Cascaded Multilevel Converters (CMC) and Modular Multilevel Converter (MMC) in the high-voltage direct current (HVDC) industry is mainly due to their modularity, scalability, and inherent fault tolerance [47], [48], [49]. It is composed of a number of modular H-bridge power cells and isolated dc voltage power sources, which can be obtained from the phase-shifting transformer and diode rectifiers [50].

The CMC topology (Fig. 7) has inherent module-level redundancy [47], [51]. If a module e.g., A_1 , experiences failure, it is bypassed by the TRIAC T_{A1} and the corresponding healthy modules of two other phases which are B_1 and C_1 can be bypassed for making the voltage balanced [50]. However, as demonstrated in Fig. 7, the symmetry output voltages are achieved with a 33% amplitude reduction, which limits the operation range under fault.

In [52], the suggested structure (Fig. 8) has four relays in each module. The relays mentioned above are connected so that in the event of an SC or OC failure, the defective module can be eliminated and isolated from the whole system,

ensuring the normal operation of the inverter with two healthy modules. If a second fault occurs in two remaining modules, the faulty module will be eliminated using the related relays and the output voltage level will be decreased from 7 to 3 so that the remaining modules can continue to operate. The main drawbacks of the mentioned fault-tolerant scheme are the high voltage stress on the remained healthy switches and decreased output voltage level. Therefore, the switching algorithm is modified to allow the inverter to either continue working in nominal condition, if it is possible or in derated operational mode [53].

IV. FAULT COMPENSATION

After fault isolation, fault compensation schemes are required to guarantee the operation of the faulty inverter as close as possible to normal operation. In this paper, as shown in Fig. 9, fault compensation techniques are classified into three groups: hardware redundancy, switching states redundancy, and unbalance compensation control. In order to choose a suitable fault-tolerant method, output performance consisting of factors including the total harmonic distortion (THD) of output voltages or currents, system efficiency, and dynamic response should be considered. Cost is another important factor in comparing different techniques of fault compensation.

Redundancy means that when a feature of a system is down, it can be replaced by another feature that is already included in the system [54]. In the case of inverters, redundancy can be either switching state redundancy, which includes alternative current paths to obtain the same voltage level, or hardware redundancy, which includes extra switches, legs, and modules.

A. HARDWARE REDUNDANCY

Redundant hardware techniques involve adding some redundant hardware to the original system. The addition of hardware increases the cost of the system, but it provides advantages in post-fault operations, especially in applications where cost is not a major concern [8].

A simple solution for switch redundancy is shown in Fig. 10(a) which handles SC of the switches S_1 and S_2 [55], but it suffers from voltage sharing problems and doubled conduction losses in healthy conditions.

The topology in Fig. 10(b) can resolve both OC and SC faults by using TRIACs [56]. It does not have the problems of the previous topology; however, its cost is higher due to the number of components.

A fault-tolerant switch-redundant flying capacitor leg is introduced in [57], which is demonstrated in Fig. 10(c). When one of the switches fails, its complementary switch is turned on. The redundant cell is composed of R_1 , R_2 , C_R replaces the faulty one. The FC leg continues to provide the same output voltage. During normal mode, the additional cell is in a permanent on-state [57].

In the switch-redundant topology in Fig. 11, if one of the upper switches fails OC or SC, it can be replaced by the




FIGURE 5. Structure of fault isolation approaches.




FIGURE 6. Fault-tolerant structure of CHB inverter.

redundant switch S_{R1} by the correspondent relay. The strategy for the failure of bottom switches is the same.

The topology presented in [59] proposes a fault-tolerant five-level inverter for PV applications consisting of a two-level half-bridge inverter, a three-level diode-clamped inverter, and a bidirectional switch made with four diodes. As a result of a switch fault or dc-source fault, the topology operates as a three-level, resulting in half the output voltage. Two additional switches and a center-tapped transformer are




FIGURE 7. The phasor diagram of CMC inverter: (a) normal mode, (b) under fault condition.

suggested by [59] in order to maintain the output voltage of the inverter at the same value before the occurrence of the fault.

Some hardware redundant topologies use the redundancy of a whole leg to make the leg replicable when a probable fault occurs. The redundant leg can be connected in parallel or in series.

The converter in [60] is based on a back-to-back converter and S_7 and S_8 as its redundant switches. One leg of this




FIGURE 8. The fault-tolerant inverter proposed in [52].




FIGURE 9. Classification of fault compensation techniques for power converters.




FIGURE 10. Fault tolerant topologies using series switch redundancy.




FIGURE 11. Fault-tolerant inverter using parallel switch redundancy proposed in [58].

topology is shown in Fig. 12(a). If one of the switches e.g., S_1 fails OC, the TRIAC T_1 is turned on to connect which makes the faulty leg get replaced with the redundant leg containing S_7 and S_8 . In the SC case, the faulty leg is isolated by very fast-acting fuses; consequently, the SC fault becomes an OC fault after the isolation of the faulty leg by the two fuses.




FIGURE 12. Fault tolerant topologies using leg redundancy.




FIGURE 13. Fault-tolerant inverter proposed in [61].

The topology in Fig. 12(b), does not use fuses and TRIAC. Turning on the relay removes the faulty leg and connects the redundant leg. However, it cannot handle two SC switches in one leg.

In [32], as shown in Fig. 13, switches S_2 and S_2 act as redundant switches. In normal operation, during the positive half cycle of the current i_o , the TRIACs T_1 and S_2 are continuously on. The powering mode is obtained by turning on S_1 and S_4 and the freewheeling mode is obtained when either S_1 and D_2 or D_3 and S_4 conduct. During the negative half-cycle of i_o , the TRIACs S_7 and S_8 are on instead of S_5 and S_6 . In this configuration, the switches S_1 and S_4 and the diodes D_2 and D_3 are utilized in the same way as in the positive half cycle.

When S_1 fails short, S_4 is turned on to obtain powering mode, and S_4 is turned off to obtain freewheeling mode. In the event of an OC fault in S_1 or S_4 , the converter continues to function using S_2 and S_3 . In this case, while during the negative half cycle the TRIACs S_5 and S_6 are on, S_7 and S_8 are on during the positive half cycle. During the normal operation, S_2 and S_3 use the same switching strategy as S_1 and S_4 . When S_7 experiences an OC fault, S_8 is turned off permanently, and S_5 and S_6 are permanently turned on. As a result, the converter is permanently reconfigured to the conventional VSI configuration. As soon as an SC fault occurs in S_7 , S_8 will be turned ON, and S_5 and S_6 will be permanently turned off. and the circuit is permanently changed to the conventional VSI configuration.




FIGURE 14. Fault-tolerant leg-redundant inverters proposed in [62].

In [62] a fourth leg is added to the conventional NPC inverter which is connected to the neutral point of the converter through an inductance. This fourth leg apart from its duty as a redundant leg for the postfault operation works under the normal operation as well to balance the Neutral point voltage by injecting the locally averaged current to the neutral point. Relays are added to reconfigure the converter as soon as a fault is detected in any of the switches. Due to their inductance being in series, the parasitic inductance of these relays is negligible. From an operational perspective, the first solution in Fig. 14(a) is the simplest. Converter reconfiguration does not require changing modulation indexes or blowing fuses. Nevertheless, semiconductors must be able to withstand the total dc voltage. As a result, the converter is considerably more expensive, and its use is severely limited. The second solution in Fig. 14(b) can be useful in some applications such as controlling an induction motor. It does not require switches that can withstand the total dc voltage, and its price is the lowest. The third solution in Fig. 14(c) like the previous one does not require switches that can withstand the total dc voltage, and it is not necessary to reduce the modulation index during the reconfiguration process. This solution can be a good option for grid-connected applications.

In the topology in [63], a redundant leg is added to a single-phase five-level NPC (Fig. 15(a)). If the switches S_{a2} and S_{b2} fail OC, in an NPC without the redundant leg, the connections to points P and O are not available for the NPC legs. Hence, the redundant leg R compensates for this fault by using S_{R1} with S_{R2} or S_{R4} to connect the input point P to legs A and B respectively. It also turns on the switches S_{R6} with S_{R2} or S_{R4} to connect point O to legs A and B, respectively. Therefore, the five-level output voltage can be preserved. If the switches S_{A1} and S_{B1} fail SC, the NPC legs cannot provide connections to points P and O, and the fuses F_1 and F_4 must be blown. The switches combinations of (S_{R1} and S_{R2}) and (S_{R1} and S_{R4}) are used to connect the leg A and B, to the point P respectively. Also, the switch combinations of (S_{R2} and S_{R6}) and (S_{R4} and S_{R6}) can connect the neutral point O to the legs A and B, respectively. Some merits of this inverter are tolerating all types and locations of faults with full output ratings, reducing

components count, preserving high efficiency in postfault operation, and avoiding the usage of bidirectional switches.

In the topology in Fig. 15(b) proposed in [55], the main inverter comprises a conventional three-level NPC leg and a conventional three-level FC leg along with a redundant bridge at the output terminal as the redundant leg.

When OC failure occurs on the switch S_3 , the inverter loses its fourth voltage level. In the negative half of the fundamental cycle, this reduces the load current, which reduces the current through the FC. Which leads to the loss of inherent capacitor voltage balancing. Switching R_2 from the redundant bridge generates the fourth level. And preserves the output power of the inverter. When OC occurs, switches S_3 , S_5 , S_8 , R_2 , R_3 , and R_4 are activated with appropriate pulses, resulting in the generation of a three-level output voltage waveform. [64] classifies the SC fault of switches in terms of the part of the inverter they make SC, including SC of the input voltage source and SC of the capacitor. In the first case, because of OC across the input voltage source, a fuse will be blown to turn the SC fault into an OC fault which is already discussed. In the second case which is the SC of the capacitor, the inverter operates at equal power levels as before the fault while generating a three-level voltage waveform on the output.

The nine-level leg-redundant topology proposed in [65], consists of two three-level flying capacitor legs that are connected by two controlled switches (Fig. 15(c)). bidirectional switches. It can tolerate OC and SC faults in single and multiple switches and maintains the output power and voltage levels in post-fault operation. The switching scheme in this topology maintains the voltage of the capacitor balanced under pre- and post-fault operations.

There are also module-level redundancy approaches. For CMCs and MMCs, redundant modules are added in series with the basic topology as shown in Fig. 16. Normally, the redundant modules are inactive. Whenever a module experiences a fault, it is isolated, and the redundant module replaces the faulty module to restore normal operation [66].

Reference [67] investigates the effectiveness of using redundant cells by the means of reliability assessment and




FIGURE 15. Fault-tolerant leg-redundant inverters proposed in (a) [64], (b) [63], (c) [65].




FIGURE 16. Fault-tolerant CMC and MMC with module-level redundancy.

analyses the cost-effectiveness of designs and redundant strategies of MMC.

Reference [68] categorizes the redundancy strategies used in modular multilevel converters into 4 approaches: Standard Redundancy operation (SR), Redundant operation based on Additional Submodules (RAS), Redundant operation based on Additional Submodules Optimized (RASO), and Redundant operation based on Spare Submodules (RSS).

In [69], a fault-tolerant CHB is proposed which uses an extra H-bridge module as shown in Fig. 17. The redundant module just operates after a fault happens. If one of the top switches, in any of the H-bridge cells e.g., switch S1 fails, the top-side relay with the red color in the figure will start functioning. Whenever this relay is triggered, the normal-open conductors of the inverter will be closed, and the conductors that are normally closed will be opened, removing the faulted component from the inverter and the redundant module joins the circuit. when a fault occurs in the bottom switches, the bottom relays in the blue color act and the rest of the action is the same as in the previous case.




FIGURE 17. Fault-tolerant CHB proposed in [69].

If a switch from the top side and one from the bottom side fail together, all the existing dc sources connect to form a set of series-connected dc sources in parallel with the redundant module. However, if a second fault happens, all dc sources connect in series which results in a simple three-level Cascaded Half Bridge (CHB). When one fault occurs, the shape of the output voltage remains unchanged. But, when the second fault occurs the number of the output voltage level reduces to three.

The fault-tolerant inverters using the system-level redundancy are cascaded inverters and parallel inverters. In the cascaded structure in Fig. 18(a), two inverters are connected in series. Although in this approach, several faults including single-switch SC, single-switch OC, and phase-leg OC can be handled, the power rating is reduced after the fault [70].

In the parallel structure in Fig. 18(b), If one inverter fails, the other inverter can replace it so that the system can operate continuously. However, the reduction of circulating currents between converters is an important problem to deal with when the dual converters are performing simultaneously in the normal mode [71].

In the system-level redundant topology in [72] which is shown in Fig. 19, all components including diodes and




FIGURE 18. System-level redundant inverters (a) Series redundant, (b) Parallel redundant.




FIGURE 19. Fault-tolerant series-resonant inverter proposed in [72].

capacitors are replaceable by turning on the relay R_1 and turning off of the R_2 . When one of the switches S_1 to S_4 fails SC or OC, switch S_4 is turned off. Then with the assistance of a second diode D_3 and D_4 , the remaining healthy switches S_1 and S_2 are combined with the redundant switches S_5 and S_6 to reconstruct the inverter with the rated output voltage or power. When a diode fails OC, the faulty diode is automatically isolated and when it fails SC, the fuse in series would be melted, thus bypassing it. When C_1 experiences an OC, the faulty capacitor would be also isolated automatically and if SC was experienced, the secondary windings of the transformer T_1 will be shorted melting the fuse F_1 . In the case of failure in just capacitors and diodes, since all switches S_1 to S_4 are healthy in this mode, there are four possible modulation strategies. For instance, in a possible switching set, S_3 could be constantly on, S_4 could be always off, and S_1 and S_2 could be complementary.

B. SWITCHING STATES REDUNDANCY

Switching States Redundancy includes avoiding the unavailable switching states and minimizing the impact of the fault by a proper switching sequence. The space Vector Modulation (SVM) approach is typically used to avoid the states involving the failed device. Here, the SVM is represented in an α - β frame which is the conventional technique. The SVM can also be represented in a g-h coordinate system and K-L coordinate system.

In most cases avoiding the unavailable switching states may not be enough to obtain the desired performance of a faulted converter. By adding extra components, using




FIGURE 20. One leg of (a) three-phase NPC inverter, (b) three-phase ANPC inverter.

redundant switches, and altering the control strategy, fault-tolerance performance can be achieved which will be discussed in sections III and IV.

In the three-phase NPC inverter of which the leg “a” and its corresponding phase is shown in Fig. 20(a), three types of output switching states are available, positive [P] when S_{a1} and S_{a2} are on, negative [N] when S_{a3} and S_{a4} are on, and zero [O] when S_{a2} and S_{a3} are turned on. If S_{a2} fails SC, the negative state should be avoided because it causes an SC across the bottom dc-bus. In the SVM technique, it is enough to exclude the vectors with N in their phase “a” as demonstrated in Fig. 21. Since these states fall on the output perimeter of the hexagon, the maximum modulation index is reduced [43], [45]. A similar approach can be implemented for SC or OC of the other switches and also the diodes. With this approach, the fault is cleared, however, the modification of the PWM strategy to avoid unavailable states leads to dc-bus mid-point imbalance, spurious fault detection, and overrating of device voltage to full dc-bus voltage [45].

In another approach, the purpose is to change the modulation at the time of the fault in order to make the system survive the impact. Active Neutral Point Clamped (ANPC) converter, which is obtained by replacing diodes in NPC with switches, is widely used in high-power medium-voltage applications including distributed generation such as photovoltaic systems, motor control in traction systems, and industrial motor drives [73]. In this converter as shown in Fig. 20(b) [74], [75], if an OC fault occurs in the switch S_{a2} , the switches S_{a3} and S_{a6} can be turned on to connect the phase voltage to the dc-bus mid-point which minimizes the impact of the fault by reviving the three-phase system.

In this approach, in case of failure, redundancy in the switching states of the inverter, enables the controller to choose an alternate conduction path to retain the same output voltage [76], [77].

In the flying capacitor inverter (FC) as shown in Fig. 22, in the normal mode, the voltage level can be provided by turning on switches S_1 , S_3 , and S_4 (the current flows through the capacitor C_2 and diode D_2). If for example the switch S_3 fails open, while $i_L > 0$, the same voltage level can be




FIGURE 21. SVM hexagon with unavailable switching states as the dashed area.




FIGURE 22. Flying capacitor inverter.

obtained by turning on the switches S_4 and S_1 (the current flows through the capacitor C_3 and diodes D_2 and D_3). On the other hand, in the healthy condition, turning on the switch S_2 (the current flows through capacitors C_1 and C_2 and the diodes D_1 , D_3 , and D_4) the voltage level is produced. If S_3 fails short, while $i_L < 0$, the same output voltage is obtained when current flows through diodes D_1 to D_4 . Therefore, the FC inverter benefits from the switching state redundancy which makes it retain its output voltage level after an OC or SC fault occurs.

The four-level MAC converter demonstrated in Fig. 12(a) can always continue operating under a single-device SC and OC fault maintaining at least three of the four levels using redundant switching states. When an SC fault occurs, some




FIGURE 23. MAC topology, (a) traditional one, (b) the proposed structure in [78].

TABLE 1. The possible output voltage levels for two different switching methods of the four-level MAC converter.

priority→	Number of levels				Blocking voltage					
Failed switches	Voltage levels				Over voltage	Voltage levels				Over voltage
	1	2	3	4		1	2	3	4	
S_{31}					No					No
S_{22}					No					No
S_{21}					S_{31}					No
S_{13}					S_{31}, S_{23}					No
S_{12}					No					No
S_{11}					S_{21}					No

switching states will be unavailable. However, they can be replaced by other switching states.

For example, to produce level 1, there is sometimes more than one option to replace the unavailable switching state. Therefore, there are two set modulation strategies in the case of SC. One prioritizes the number of levels and the other one prioritizes the blocking voltage. The produced voltage levels and the switches with overvoltages are demonstrated in Table 1 for both priorities. the possible voltage levels are colored blue. The ones that are achievable by the new switching states are colored with a lighter blue. In the case of two failed switches, the situation is similar to the previous case with the difference that the voltage levels will be either two or three or even four levels.

The topology in Fig. 23(b) is created by adding two additional switches to a MAC inverter [78]. This inverter provides multiple conduction paths in each phase and intra-phase redundancy can be achieved for certain switching states.

In addition, the post-fault control scheme can be Complex. As a result of its redundancy, this topology is limited to a certain output level or semiconductor device. In the case of failure in S_{11} , there is no alternative path and level 1 will be lost. Further, healthy devices may be subjected to increased blocking voltages under certain failure scenarios.




FIGURE 24. Voltage phasor diagram for pre-fault and post-fault.

V. UNBALANCE COMPENSATION CONTROL

Despite the fact that the most important function of an inverter when a fault occurs is to continue servicing as close to normal as possible, other features should also be considered [79]. Imbalance control techniques refer to the alteration of the control strategy to correct the imbalances created by the fault and achieve an optimum operating point concerning the voltage, THD, or any other objective. By using this algorithm, fault-tolerant control can be implemented without changing the inverter's topology. As a result, using them can save hardware costs and simplify topologies [80]. Three techniques of control-based fault compensation methods are discussed in this section.

A. PHASE SHIFT

In the topologies using the dc-link midpoint connection as discussed in section II, when a fault occurs e.g., on a switch in the leg “a”, the corresponding phase “a” gets connected to the midpoint of the dc-link through turning on a TRIAC. The reduced system is like a four-switch inverter. To create balanced line-to-line output voltages, the phase angle of the healthy phase voltages (b and c) should be adjusted by shifting by 30 degrees which is demonstrated in Fig. 24 [81].

In the case that the neutral point of the three-phase motor is connected to the dc-bus midpoint, the phase angle of the healthy phase currents (b and c) should be shifted by 30 degrees [82].

B. NEUTRAL SHIFT

When bypassing a module, the voltage and power available from the drive are reduced, but the available current is not affected. As it was mentioned in section II, when a fault occurs in a module in an MMC or CMC, one option after isolation of the faulty module is isolating the corresponding modules in the other two phases to keep the output voltage balanced. However, the output voltage is reduced.

By using the NPS method, there is no need to bypass the corresponding healthy modules and have a balanced output at the same time. As shown in Fig. 25(a), the line-to-line voltages in normal operation are 8.67 p.u.

When modules W_4 , W_5 , and V_5 experience a fault, the correspondent healthy modules, which are V_4 , U_4 , and U_5 are bypassed. The new line-to-line voltages are 5.19 p.u.




FIGURE 25. The voltage vectors of a modular multilevel inverter (a) Normal condition, (b) Postfault after implementing NPS approach.




FIGURE 26. The voltage vectors of a modular multilevel inverter (a) Normal condition, (b) Postfault; the overvoltage is shared among three phases.

(Fig. 25(b)). By solving the following equations, we can find the angles between phases that make the voltage balanced [83].

$$V_{ab} = V_a^2 + V_b^2 - 2 \cdot V_a \cdot V_b \cdot \cos \alpha \quad (1)$$

$$V_{bc} = V_b^2 + V_c^2 - 2 \cdot V_b \cdot V_c \cdot \cos \beta \quad (2)$$

$$V_{ca} = V_c^2 + V_a^2 - 2 \cdot V_c \cdot V_a \cdot \cos \gamma \quad (3)$$

$$V_{ab} = V_{bc} = V_{ca} \quad (4)$$

$$\alpha + \beta + \gamma = 360^\circ \quad (5)$$

As shown in Fig. 25(b), the output voltage is higher than the conventional method.

C. EXTENDED NEUTRAL SHIFT

This method is applied in cases in which the converter's neutral point obtained through the traditional neutral-shift approach is located outside the triangle of the output line-to-line voltages [84]. Using this approach, the angle between the two voltages with the lowest amplitude is calculated at 180 degrees, and the amplitude and angle of the other phase are calculated to maximize the output voltage. This method can increase the output voltage by 15%.

D. VOLTAGE EXTENSION

This method is similar to the NPS technique with the difference that the output voltage can be sustained at the same

level as that in the pre-fault condition [85], [86]. An important drawback of the previous reconfiguration strategy is its effect on the common mode voltage, which can lead to unbearable stress on the machine bearings [84]. Many papers including [87], [88], [89], [90], [91], [92], [93], [94] have used this method in their fault-tolerant operation scheme.

To increase the converter's maximum output range, the average of the maximum and minimum reference phase voltages is injected into the common-mode voltages. Fig. 26(a) shows the phasor diagram of the normal operation. When a fault occurs, in order to maintain the output voltage level, the input dc-bus voltage of the faulty phase is increased in order to keep the total voltage unchanged. As shown in Fig. 26(b), the three voltages are balanced, and their value is the same as the normal operation. However, the modules in the phase which had the faulty modules, experience overvoltage. Therefore, to equally share the increased voltage burden among all healthy modules of three phases, optimal angles of the phase voltages are calculated by equations (1) to (5) to obtain Fig. 26(b).

The output harmonic distortion, however, may be significant since this method requires the converter to work in the overmodulation region by injecting excess common-mode voltage [50]. Even though common-mode voltages do not appear in output line-line voltages, they can lead to unbearable voltage stress on motor bearings and shafts. With this method, the fundamental amplitude of the common mode voltage is reduced, resulting in a more bearable operating condition for the load [84].

Not only are there fault conditions without an equation solution or unique solution, but they may also not cause the maximum available voltage.

VI. CONCLUSION

In fault-tolerant topologies, due to the increased number of switches, fault-tolerant converters are more likely to have switch breakdowns than standard converters. However, when these solutions are used, there is a significant decrease in the probability of a complete converter failure, something that is imperative for many industries that use power electronic converters. The first step of fault management is fault diagnosis and after that, fault isolation is considered the primary step to minimize the aftermath of a fault by isolating the fault using extra hardware including fuses, TRIACs, etc. After fault isolation, the effects of the fault must be compensated. The switching state redundancy techniques may use a few extra components to make the possibility of using alternate conduction paths for post-fault, however, these extra component does not necessarily put them in the hardware redundancy category which usually uses the extra switches or legs or modules to replace the faulty ones directly. When a fault happens in the inverter, or even after using a fault hardware redundancy or switching states redundancy methods, there may be imbalances such as voltage unbalance that can be taken care of using enhancing the control strategy of the converter. Choosing the best fault compensation technique

first depends on the type of inverter and the application in which the inverter needs to be fault tolerant. Since usually extra components are added in fault tolerance strategies, the cost is an important factor in considering the desired fault compensation solution along with Losses and complexity.

Although various fault-tolerant topologies have been proposed in the last two decades, due to the increase in the demand for reliable systems, there are lots of potentials to propose novel fault compensation ideas, especially imbalance control strategies.

As users may have different main considerations, the suitable redundant designs are application dependent. For a noncritical application, the economy is the main consideration. Although using redundant cells increase the cost of the system, a high level of reliability and survivability of the drive system is essential in some critical industrial processes involving high standstill costs and safety concerns. In addition, lifetime prediction and cost assessment enable us to identify redundant designs that are most cost-effective. Despite the abundance of redundant designs and fault-tolerant algorithms, their reliability improvements remain largely unquantified. Redundancy costs are assessed to determine the cost of fault-tolerant converters in order to provide manufacturers with an affordable option.

REFERENCES

- [1] Y. Yang, H. Wang, A. Sangwongwanich, and F. Blaabjerg, "Design for reliability of power electronic systems," in *Power Electronics Handbook*. Amsterdam, The Netherlands: Elsevier, 2018, pp. 1423–1440.
- [2] J. Falck, C. Felgembacher, A. Rojko, M. Liserre, and P. Zacharias, "Reliability of power electronic systems: An industry perspective," *IEEE Ind. Electron. Mag.*, vol. 12, no. 2, pp. 24–35, Jun. 2018, doi: 10.1109/mie.2018.2825481.
- [3] S. Peyghami, F. Blaabjerg, and S. Kaboli, *Resilient Power Electronic Systems*. Hoboken, NJ, USA: Wiley, 2022.
- [4] Q. Sun, X. Yu, H. Li, and J. Fan, "Adaptive feature extraction and fault diagnosis for three-phase inverter based on hybrid-CNN models under variable operating conditions," *Complex Intell. Syst.*, vol. 8, no. 1, pp. 29–42, Feb. 2022, doi: 10.1007/s40747-021-00337-6.
- [5] S. Bouguerra, M. R. Yaiche, O. Gassab, A. Sangwongwanich, and F. Blaabjerg, "The impact of PV panel positioning and degradation on the PV inverter lifetime and reliability," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 3114–3126, Jun. 2021, doi: 10.1109/JESTPE.2020.3006267.
- [6] S. Peyghami, P. Palensky, and F. Blaabjerg, "An overview on the reliability of modern power electronic based power systems," *IEEE Open J. Power Electron.*, vol. 1, pp. 34–50, 2020, doi: 10.1109/OJPEL.2020.2973926.
- [7] M. Fahad, M. Tariq, A. Sarwar, M. Modabbir, M. A. Zaid, K. Satpathi, M. R. Hussan, M. Tayyab, B. Alamri, and A. Alahmadi, "Asymmetric multilevel inverter topology and its fault management strategy for high-reliability applications," *Energies*, vol. 14, no. 14, p. 4302, Jul. 2021, doi: 10.3390/en14144302.
- [8] L. F. Costa and M. Liserre, "Failure analysis of the DC–DC converter: A comprehensive survey of faults and solutions for improving reliability," *IEEE Power Electron. Mag.*, vol. 5, no. 4, pp. 42–51, Dec. 2018, doi: 10.1109/MPPEL.2018.2874345.
- [9] Z. Li, J. Xia, Y. Guo, and X. Zhang, "Fault-tolerant predictive torque control design for induction motor drives based on discrete space vector modulation," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 5, pp. 5441–5451, Oct. 2021, doi: 10.1109/JESTPE.2021.3064979.
- [10] M. Fahad, M. Alsultan, S. Ahmad, A. Sarwar, M. Tariq, and I. A. Khan, "Reliability analysis and fault-tolerant operation in a multilevel inverter for industrial application," *Electronics*, vol. 11, no. 1, p. 98, Dec. 2021, doi: 10.3390/electronics11010098.

- [11] F. Blaabjerg, H. Wang, I. Vernica, B. Liu, and P. Davari, "Reliability of power electronic systems for EV/HEV applications," *Proc. IEEE*, vol. 109, no. 6, pp. 1060–1076, Jun. 2021, doi: [10.1109/JPROC.2020.3031041](https://doi.org/10.1109/JPROC.2020.3031041).
- [12] M. Omana, A. Fiore, M. Mongitore, and C. Metra, "Fault-tolerant inverters for reliable photovoltaic systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 1, pp. 20–28, Jan. 2019, doi: [10.1109/TVLSI.2018.2874709](https://doi.org/10.1109/TVLSI.2018.2874709).
- [13] D. Kumar, R. K. Nema, and S. Gupta, "Development of a novel fault-tolerant reduced device count T-type multilevel inverter topology," *Int. J. Electr. Power Energy Syst.*, vol. 132, Nov. 2021, Art. no. 107185, doi: [10.1016/j.ijepes.2021.107185](https://doi.org/10.1016/j.ijepes.2021.107185).
- [14] D. Krishnachaitanya and A. Chitra, "Quantitative analysis of asymmetric multilevel inverters with reduced device count from reliability and cost function perspective—A review," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11068–11086, Oct. 2021, doi: [10.1109/TPEL.2021.3071375](https://doi.org/10.1109/TPEL.2021.3071375).
- [15] D. Vinnikov, A. Chub, D. Zinchenko, V. Sidorov, M. Malinowski, and S. Bayhan, "Topology-morphing photovoltaic microconverter with wide MPPT voltage window and post-fault operation capability," *IEEE Access*, vol. 8, pp. 153941–153955, 2020, doi: [10.1109/ACCESS.2020.3017805](https://doi.org/10.1109/ACCESS.2020.3017805).
- [16] S. Rahimpour, H. Tarzamni, N. V. Kurdkandi, O. Husev, D. Vinnikov, and F. Tahami, "An overview of lifetime management of power electronic converters," *IEEE Access*, vol. 10, pp. 109688–109711, 2022.
- [17] S. Ye, J. Jiang, J. Li, Y. Liu, Z. Zhou, and C. Liu, "Fault diagnosis and tolerance control of five-level nested NPP converter using wavelet packet and LSTM," *IEEE Trans. Power Electron.*, vol. 35, no. 2, pp. 1907–1921, Feb. 2020, doi: [10.1109/TPEL.2019.2921677](https://doi.org/10.1109/TPEL.2019.2921677).
- [18] J. M. S. Callegari, A. F. Cupertino, V. D. N. Ferreira, and H. A. Pereira, "Minimum DC-link voltage control for efficiency and reliability improvement in PV inverters," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5512–5520, May 2021, doi: [10.1109/TPEL.2020.3032040](https://doi.org/10.1109/TPEL.2020.3032040).
- [19] A. Haque, *Fault Analysis and its Impact on Grid-Connected Photovoltaic Systems Performance*. Hoboken, NJ, USA: Wiley, 2022.
- [20] M. Kamalirad, H. Iman-Eini, B. Farhangi, and S. Bacha, "A reliable three-phase transformerless grid-connected PV inverter with inductive DC link," *IEEE J. Photovolt.*, vol. 8, no. 5, pp. 1305–1312, Sep. 2018, doi: [10.1109/JPHOTOV.2018.2846702](https://doi.org/10.1109/JPHOTOV.2018.2846702).
- [21] K. Li, S. Cheng, T. Yu, X. Wu, C. Xiang, and A. Bilal, "An on-line multiple open-circuit fault diagnostic technique for railway vehicle air-conditioning inverters," *IEEE Trans. Veh. Technol.*, vol. 69, no. 7, pp. 7026–7039, Jul. 2020, doi: [10.1109/TVT.2020.2987935](https://doi.org/10.1109/TVT.2020.2987935).
- [22] D. Vinnikov, A. Chub, O. Korkh, and M. Malinowski, "Fault-tolerant bidirectional series resonant DC–DC converter with minimum number of components," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2019, pp. 1359–1363, doi: [10.1109/ECCE.2019.8912292](https://doi.org/10.1109/ECCE.2019.8912292).
- [23] J. Chen, C. Zhang, A. Chen, and X. Xing, "Fault-tolerant control strategies for T-type three-level inverters considering neutral-point voltage oscillations," *IEEE Trans. Ind. Electron.*, vol. 66, no. 4, pp. 2837–2846, Apr. 2019, doi: [10.1109/TIE.2018.2842731](https://doi.org/10.1109/TIE.2018.2842731).
- [24] N. K. Dewangan, T. Prakash, J. K. Tandekar, and K. K. Gupta, "Open-circuit fault-tolerance in multilevel inverters with reduced component count," *Electr. Eng.*, vol. 102, no. 1, pp. 409–419, Mar. 2020, doi: [10.1007/s00202-019-00884-9](https://doi.org/10.1007/s00202-019-00884-9).
- [25] X. Guo, S. Sui, B. Wang, and W. Zhang, "A current-based approach for short-circuit fault diagnosis in closed-loop current source inverter," *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7941–7950, Sep. 2020, doi: [10.1109/TIE.2019.2941143](https://doi.org/10.1109/TIE.2019.2941143).
- [26] A. Blinov, R. Kosenko, A. Chub, and V. Ivakhno, "Analysis of fault-tolerant operation capabilities of an isolated bidirectional current-source DC–DC converter," *Energies*, vol. 12, no. 16, p. 3203, Aug. 2019, doi: [10.3390/en12163203](https://doi.org/10.3390/en12163203).
- [27] Z. Huang, Z. Wang, and L. Liu, "A practical fault diagnosis algorithm based on aperiodic corrected-second low-frequency processing for micro-grid inverter," *IEEE Trans. Ind. Informat.*, vol. 15, no. 7, pp. 3889–3898, Jul. 2019, doi: [10.1109/TII.2018.2883768](https://doi.org/10.1109/TII.2018.2883768).
- [28] B. Wang, Z. Li, Z. Bai, P. T. Krein, and H. Ma, "A redundant unit to form T-Type three-level inverters tolerant of IGBT open-circuit faults in multiple legs," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 924–939, Jan. 2020, doi: [10.1109/TPEL.2019.2912177](https://doi.org/10.1109/TPEL.2019.2912177).
- [29] A. Moradmand, M. Dorostian, A. Ramezani, A. Sajadi, and B. Shafai, "Fault-tolerant control of inverter for the integration of solar PV under abnormal conditions," *J. Eng.*, vol. 2020, no. 11, pp. 1112–1122, Nov. 2020, doi: [10.1049/joe.2019.1280](https://doi.org/10.1049/joe.2019.1280).
- [30] G. K. Kumar and D. Elangovan, "Review on fault-diagnosis and fault-tolerance for DC–DC converters," *IET Power Electron.*, vol. 13, no. 1, pp. 1–13, Jan. 2020, doi: [10.1049/iet-pel.2019.0672](https://doi.org/10.1049/iet-pel.2019.0672).
- [31] Z. Li, P. Wheeler, A. Watson, A. Costabeber, B. Wang, Y. Ren, Z. Bai, and H. Ma, "A fast diagnosis method for both IGBT faults and current sensor faults in grid-tied three-phase inverters with two current sensors," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 5267–5278, May 2020, doi: [10.1109/TPEL.2019.2946692](https://doi.org/10.1109/TPEL.2019.2946692).
- [32] J. He, Q. Yang, and Z. Wang, "On-line fault diagnosis and fault-tolerant operation of modular multilevel converters—A comprehensive review," *CES Trans. Electr. Mach. Syst.*, vol. 4, no. 4, pp. 360–372, Dec. 2020, doi: [10.30941/cestems.2020.00043](https://doi.org/10.30941/cestems.2020.00043).
- [33] B. Gou, Y. Xu, Y. Xia, Q. Deng, and X. Ge, "An online data-driven method for simultaneous diagnosis of IGBT and current sensor fault of three-phase PWM inverter in induction motor drives," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13281–13294, Dec. 2020, doi: [10.1109/TPEL.2020.2994351](https://doi.org/10.1109/TPEL.2020.2994351).
- [34] B. Lu and S. Sharma, "A literature review of IGBT fault diagnostic and protection methods for power inverters," *IEEE Trans. Ind. Appl.*, vol. 45, no. 5, pp. 1770–1777, Nov. 2009, doi: [10.1109/TIA.2009.2027535](https://doi.org/10.1109/TIA.2009.2027535).
- [35] Z. Gao, C. Cecati, and S. X. Ding, "A survey of fault diagnosis and fault-tolerant techniques—Part I: Fault diagnosis with model-based and signal-based approaches," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3757–3767, Jun. 2015, doi: [10.1109/TIE.2015.2417501](https://doi.org/10.1109/TIE.2015.2417501).
- [36] Z. Gao, C. Cecati, and S. Ding, "A survey of fault diagnosis and fault-tolerant techniques Part II: Fault diagnosis with knowledge-based and hybrid/active approaches," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3768–3774, Jun. 2015, doi: [10.1109/TIE.2015.2419013](https://doi.org/10.1109/TIE.2015.2419013).
- [37] R. L. D. A. Ribeiro, C. B. Jacobina, E. R. C. D. Silva, and A. M. N. Lima, "Fault-tolerant voltage-fed PWM inverter AC motor drive systems," *IEEE Trans. Ind. Electron.*, vol. 51, no. 2, pp. 439–446, Apr. 2004, doi: [10.1109/TIE.2004.825284](https://doi.org/10.1109/TIE.2004.825284).
- [38] J.-R. Fu and T. A. Lipo, "A strategy to isolate a switching device fault in a current regulated motor drive," *Electr. Mach. Power Syst.*, vol. 24, no. 8, pp. 911–920, Dec. 1996.
- [39] Y. Song and B. Wang, "Analysis and experimental verification of a fault-tolerant HEV powertrain," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5854–5864, Dec. 2013, doi: [10.1109/TPEL.2013.2245513](https://doi.org/10.1109/TPEL.2013.2245513).
- [40] S. Bolognani, M. Zordan, and M. Zigliotto, "Experimental fault-tolerant control of a PMSM drive," *IEEE Trans. Ind. Electron.*, vol. 47, no. 5, pp. 1134–1141, Oct. 2000.
- [41] S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martín, "Three-leg fault-tolerant neutral-point-clamped converter," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 2007, pp. 3180–3185.
- [42] S. Ceballos, J. Pou, E. Robles, J. Zaragoza, and J. L. Martín, "Performance evaluation of fault-tolerant neutral-point-clamped converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2709–2718, Aug. 2010, doi: [10.1109/TIE.2009.2026710](https://doi.org/10.1109/TIE.2009.2026710).
- [43] S. Li and L. Xu, "Strategies of fault tolerant operation for three-level PWM inverters," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 933–940, Jul. 2006, doi: [10.1109/TPEL.2006.876867](https://doi.org/10.1109/TPEL.2006.876867).
- [44] S. Farnesi, P. Fazio, and M. Marchesoni, "A new fault tolerant NPC converter system for high power induction motor drives," in *Proc. 8th IEEE Symp. Diag. Electr. Mach., Power Electron. Drives*, Sep. 2011, pp. 337–343.
- [45] J.-J. Park, T.-J. Kim, and D.-S. Hyun, "Study of neutral point potential variation for three-level NPC inverter under fault condition," in *Proc. 34th Annu. Conf. IEEE Ind. Electron.*, Nov. 2008, pp. 983–988.
- [46] Z. Ni, A. H. Abuelnaga, and M. Narimani, "A new fault-tolerant technique based on nonsymmetrical selective harmonic elimination for cascaded H-bridge motor drives," *IEEE Trans. Ind. Electron.*, vol. 68, no. 6, pp. 4610–4622, Jun. 2020.
- [47] J. A. V. M. Farias, A. F. Cupertino, H. A. Pereira, S. I. Seleme, and R. Teodorescu, "On converter fault tolerance in MMC-HVDC systems: A comprehensive survey," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 6, pp. 7459–7470, Dec. 2021, doi: [10.1109/JESTPE.2020.3032393](https://doi.org/10.1109/JESTPE.2020.3032393).
- [48] G. Chen, A. Bahrami, and M. Narimani, "A new seven-level topology for high-power medium-voltage application," *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 37–46, Jan. 2021, doi: [10.1109/TIE.2019.2962456](https://doi.org/10.1109/TIE.2019.2962456).
- [49] N. Bisht and A. Das, "A multiple fault-tolerant topology of cascaded H-bridge converter for motor drives using existing precharge windings," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 2079–2087, Apr. 2021, doi: [10.1109/JESTPE.2020.3002830](https://doi.org/10.1109/JESTPE.2020.3002830).

- [50] Z. Ni, A. H. Abuelnaga, and M. Narimani, "A new fault-tolerant technique based on nonsymmetrical selective harmonic elimination for cascaded H-bridge motor drives," *IEEE Trans. Ind. Electron.*, vol. 68, no. 6, pp. 4610–4622, Jun. 2021, doi: [10.1109/TIE.2020.2989705](https://doi.org/10.1109/TIE.2020.2989705).
- [51] M. Hassanifar, D. Nazarpour, S. Golshannavaz, and Y. Neyshabouri, "A modular cascaded multilevel converter with high configurability: Design, analysis, and optimization study," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 11, no. 1, pp. 850–861, Feb. 2023, doi: [10.1109/JESTPE.2021.3114501](https://doi.org/10.1109/JESTPE.2021.3114501).
- [52] M. M. Haji-Esmaili, M. Naseri, H. Khoun-Jahan, and M. Abapour, "Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation," *IET Power Electron.*, vol. 10, no. 1, pp. 59–70, Jan. 2017, doi: [10.1049/iet-pel.2015.1025](https://doi.org/10.1049/iet-pel.2015.1025).
- [53] S. Ouni, A. U. Schmeisser, M. Zolghadri, H. Oraee, J. Rodriguez, and P. Lezana, "A decision algorithm to select a proper control method for a cascaded multilevel inverter under faulty condition," in *Proc. 41st Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Nov. 2015, pp. 004830–004835.
- [54] J. Aguayo-Alquicira, I. Vázquez-Libreros, S. E. De León-Aldaco, M. Ponce-Silva, R. E. Lozoya-Ponce, E. Flores-Rodríguez, J. García-Morales, Y. Reyes-Severiano, L. M. Carrillo-Santos, M. Marín-Reyes, and E. M. Amores-Campos, "Reconfiguration strategy for fault tolerance in a cascaded multilevel inverter using a Z-source converter," *Electronics*, vol. 10, no. 5, p. 574, Mar. 2021, doi: [10.3390/electronics10050574](https://doi.org/10.3390/electronics10050574).
- [55] A. L. Julian and G. Oriti, "A comparison of redundant inverter topologies to improve voltage source inverter reliability," *IEEE Trans. Ind. Appl.*, vol. 43, no. 5, pp. 1371–1378, Sep/Oct. 2007, doi: [10.1109/TIA.2007.904436](https://doi.org/10.1109/TIA.2007.904436).
- [56] X. Kou, K. A. Corzine, and Y. L. Famliant, "A unique fault-tolerant design for flying capacitor multilevel inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 979–987, Jul. 2004, doi: [10.1109/TPEL.2004.830037](https://doi.org/10.1109/TPEL.2004.830037).
- [57] A. Chen, C. Zhang, X. He, and N. Cui, "Fault-tolerant design for flying capacitor multilevel inverters," in *Proc. IEEE 6th Int. Power Electron. Motion Control Conf.*, May 2009, pp. 1460–1464.
- [58] A. Cordeiro, J. Palma, J. Maia, and M. Resende, "Combining mechanical commutators and semiconductors in fast changing redundant inverter topologies," in *Proc. Int. Conf. Comput. Tool (IEEE EUROCON)*, Apr. 2011, pp. 1–4.
- [59] A. Madhukar Rao and K. Sivakumar, "A fault-tolerant single-phase five-level inverter for grid-independent PV systems," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7569–7577, Dec. 2015, doi: [10.1109/TIE.2015.2455523](https://doi.org/10.1109/TIE.2015.2455523).
- [60] P. Weber, P. Poure, D. Theilliol, and S. Saadate, "Design of hardware fault tolerant control architecture for wind energy conversion system with DFIG based on reliability analysis," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 2008, pp. 2323–2328.
- [61] V. V. S. P. Kumar and B. G. Fernandes, "A fault-tolerant single-phase grid-connected inverter topology with enhanced reliability for solar PV applications," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 5, no. 3, pp. 1254–1262, Sep. 2017, doi: [10.1109/JESTPE.2017.2687126](https://doi.org/10.1109/JESTPE.2017.2687126).
- [62] S. Ceballos, J. Pou, J. Zaragoza, E. Robles, J. L. Villate, and J. L. Martin, "Fault-tolerant neutral-point-clamped converter solutions based on including a fourth resonant leg," *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2293–2303, Jun. 2011, doi: [10.1109/TIE.2010.2069075](https://doi.org/10.1109/TIE.2010.2069075).
- [63] M. Aly, E. Ahmed, and M. Shoyama, "A new single-phase five-level inverter topology for single and multiple switches fault tolerance," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9198–9208, Nov. 2018, doi: [10.1109/TPEL.2018.2792146](https://doi.org/10.1109/TPEL.2018.2792146).
- [64] M. Jalhotra, L. K. Sahu, S. Gupta, and S. P. Gautam, "Highly resilient fault-tolerant topology of single-phase multilevel inverter," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1915–1922, Apr. 2021, doi: [10.1109/JESTPE.2019.2936271](https://doi.org/10.1109/JESTPE.2019.2936271).
- [65] A. Chappa, S. Gupta, L. K. Sahu, and K. K. Gupta, "A fault-tolerant multilevel inverter topology with preserved output power and voltage levels under pre- and postfault operation," *IEEE Trans. Ind. Electron.*, vol. 68, no. 7, pp. 5756–5764, Jul. 2021, doi: [10.1109/TIE.2020.2994880](https://doi.org/10.1109/TIE.2020.2994880).
- [66] G. Abeynayake, G. Li, T. Joseph, J. Liang, and W. Ming, "Reliability and cost-oriented analysis, comparison and selection of multi-level MVDC converters," *IEEE Trans. Power Del.*, vol. 36, no. 6, pp. 3945–3955, Dec. 2021, doi: [10.1109/TPWRD.2021.3051531](https://doi.org/10.1109/TPWRD.2021.3051531).
- [67] P. Tu, S. Yang, and P. Wang, "Reliability and cost based redundancy design for modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 66, no. 3, pp. 2333–2342, Mar. 2018, doi: [10.1109/TIE.2018.2793263](https://doi.org/10.1109/TIE.2018.2793263).
- [68] J. V. M. Farias, A. F. Cupertino, H. A. Pereira, S. I. S. Junior, and R. Teodorescu, "On the redundancy strategies of modular multilevel converters," *IEEE Trans. Power Del.*, vol. 33, no. 2, pp. 851–860, Jun. 2018, doi: [10.1109/TPWRD.2017.2713394](https://doi.org/10.1109/TPWRD.2017.2713394).
- [69] H. K. Jahan, F. Panahandeh, M. Abapour, and S. Tohidi, "Reconfigurable multilevel inverter with fault-tolerant ability," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7880–7893, Sep. 2018, doi: [10.1109/TPEL.2017.2773611](https://doi.org/10.1109/TPEL.2017.2773611).
- [70] B. A. Welchko, T. A. Lipo, T. M. Jahns, and S. E. Schulz, "Fault tolerant three-phase AC motor drive topologies: A comparison of features, cost, and limitations," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 1108–1116, Jul. 2004.
- [71] L. Asiminoaei, E. Aeloiza, P. N. Enjeti, and F. Blaabjerg, "Shunt active-power-filter topology based on parallel interleaved inverters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1175–1189, Jan. 2008, doi: [10.1109/TIE.2007.907671](https://doi.org/10.1109/TIE.2007.907671).
- [72] J. Huang, G. Chen, and H. Shi, "A cost-reliability trade-off fault-tolerant series-resonant converter combining redundancy and reconstruction," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11543–11554, Oct. 2021, doi: [10.1109/TPEL.2021.3072383](https://doi.org/10.1109/TPEL.2021.3072383).
- [73] T. J. Nistane, L. K. Sahu, M. Jalhotra, and S. P. Gautam, "Single and multiple switch fault-tolerance capabilities in a hybrid five-level inverter topology," *IET Power Electron.*, vol. 13, no. 6, pp. 1257–1266, May 2020, doi: [10.1049/iet-pel.2019.0716](https://doi.org/10.1049/iet-pel.2019.0716).
- [74] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005, doi: [10.1109/TIE.2005.847586](https://doi.org/10.1109/TIE.2005.847586).
- [75] J. Li, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 519–533, Feb. 2012, doi: [10.1109/TPEL.2011.2143430](https://doi.org/10.1109/TPEL.2011.2143430).
- [76] D. Kumar, R. K. Nema, and S. Gupta, "Investigation of fault-tolerant capabilities of some recent multilevel inverter topologies," *Int. J. Electron.*, vol. 108, no. 11, pp. 1957–1976, Nov. 2021, doi: [10.1080/00207217.2020.1870752](https://doi.org/10.1080/00207217.2020.1870752).
- [77] S. Tang, X. Yin, D. Wang, C. Zhang, Z. Shuai, X. Yang, Z. J. Shen, and J. Wang, "Detection and identification of power switch failures for fault-tolerant operation of flying capacitor buck-boost converters," *Microelectron. Rel.*, vols. 88–90, pp. 1236–1241, Sep. 2018, doi: [10.1016/j.microrel.2018.06.102](https://doi.org/10.1016/j.microrel.2018.06.102).
- [78] J. Nicolas-Apruzzese, S. Busquets-Monge, J. Bordonau, S. Alepuz, and A. Calle-Prado, "Analysis of the fault-tolerance capacity of the multilevel active-clamped converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4773–4783, Nov. 2013, doi: [10.1109/TIE.2012.2222856](https://doi.org/10.1109/TIE.2012.2222856).
- [79] S. Ouni et al., "Improvement of post-fault performance of a cascaded H-bridge multilevel inverter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2779–2788, Nov. 2016.
- [80] G. Li, C. Liu, and Y. Wang, "Voltage space vector equivalent substitution fault-tolerance control for cascaded H-bridge multilevel inverter with current-tracking," *Electronics*, vol. 9, no. 1, p. 93, Jan. 2020, doi: [10.3390/electronics9010093](https://doi.org/10.3390/electronics9010093).
- [81] S. Xu, J. Zhang, and J. Hang, "Investigation of a fault-tolerant three-level T-type inverter system," *IEEE Trans. Ind. Appl.*, vol. 53, no. 5, pp. 4613–4623, Sep/Oct. 2017, doi: [10.1109/TIA.2017.2697844](https://doi.org/10.1109/TIA.2017.2697844).
- [82] S. R. Madeti and S. N. Singh, "A comprehensive study on different types of faults and detection techniques for solar photovoltaic system," *Sol. Energy*, vol. 158, pp. 161–185, Dec. 2017, doi: [10.1016/j.solener.2017.08.069](https://doi.org/10.1016/j.solener.2017.08.069).
- [83] J. Rodriguez, P. W. Hammond, J. Pontt, R. Musalem, P. Lezana, and M. J. Escobar, "Operation of a medium-voltage drive under faulty conditions," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1080–1085, Aug. 2005.
- [84] P. Lezana and G. Ortiz, "Extended operation of cascade multicell converters under fault condition," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2697–2703, Jul. 2009, doi: [10.1109/TIE.2009.2019771](https://doi.org/10.1109/TIE.2009.2019771).
- [85] Z. Wang, X. Yin, and Y. Chen, "A novel non-redundant submodules fault-tolerant control strategy for MMC in medium voltage application," *Int. J. Electr. Power Energy Syst.*, vol. 139, Jul. 2022, Art. no. 108048, doi: [10.1016/j.ijepes.2022.108048](https://doi.org/10.1016/j.ijepes.2022.108048).
- [86] J. Song-Manguelle, T. Thurnherr, S. Schroder, A. Rufer, and J.-M. Nyobe-Yome, "Re-generative asymmetrical multi-level converter for multi-megawatt variable speed drives," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2010, pp. 3683–3690.

- [87] H. Truong, C. Mai, C. Nguyen, and P. Vu, "Modified space vector modulation for cascaded H-Bridge multilevel inverter with open-circuit power cells," *J. Electr. Comput. Eng.*, vol. 2021, pp. 1–14, Mar. 2021, doi: [10.1155/2021/6643589](https://doi.org/10.1155/2021/6643589).
- [88] Y. Neyshabouri and H. Iman-Eini, "A new fault-tolerant strategy for a cascaded H-bridge based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 65, no. 8, pp. 6436–6445, Aug. 2018, doi: [10.1109/TIE.2018.2793182](https://doi.org/10.1109/TIE.2018.2793182).
- [89] M. Aleenejad, H. Iman-Eini, and S. Farhangi, "Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters," *IET Power Electron.*, vol. 6, no. 4, pp. 742–751, Apr. 2013, doi: [10.1049/iet-pel.2012.0543](https://doi.org/10.1049/iet-pel.2012.0543).
- [90] P. Correa and J. Rodriguez, "Control strategy reconfiguration for a multilevel inverter operating with bypassed cells," in *Proc. IEEE Int. Symp. Ind. Electron.*, Jun. 2007, pp. 3162–3167.
- [91] S. Wei, B. Wu, S. Rizzo, and N. Zargari, "Comparison of control schemes for multilevel inverter with faulty cells," in *Proc. 30th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, vol. 2, Nov. 2004, pp. 1817–1822.
- [92] D. Eaton, J. Rama, and P. Hammond, "Neutral shift [five years of continuous operation with adjustable frequency drives]," *IEEE Ind. Appl. Mag.*, vol. 9, no. 6, pp. 40–49, Nov. 2003.
- [93] P. W. Hammond, "Enhancing the reliability of modular medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 948–954, Oct. 2002.
- [94] P. W. Hammond and M. F. Aiello, "Multiphase power supply with plural series connected cells and failed cell bypass," U.S. Patent 5986 909, Nov. 16, 1999.



SAEED RAHIMPOUR (Student Member, IEEE) was born in Zanjan, Iran, in 1991. He received the B.S. degree in electrical engineering from Zanjan University, Zanjan, in 2014, and the M.S. degree in electrical engineering, power electronics, and electrical machines from Guilan University, Rasht, Iran, in 2017. He is currently pursuing the Ph.D. degree in power electronics with the Tallinn University of Technology (Taltech), Tallinn, Estonia. His current research interests include modeling,

control, design of power electronic converters, fault tolerant inverters, dc solid-state circuit breakers, energy routers, and grid-connected multilevel inverters. He received the Most Active Participant Award at RTUCON Conference, in 2021.



OLEKSANDR HUSEV (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in industrial electronics from Chernihiv State Technological University, Chernihiv, Ukraine, in 2007 and 2008, respectively. He defended Ph.D. thesis from the Institute of Electrodynamics of the National Academy of Science of Ukraine, in 2012. He is a Senior Researcher and a Project Leader with the Department of Electrical Power Engineering and Mechatronics, TalTech University. He has over

100 publications and the holder of several patents. His research interests include in power electronics systems, design of novel topologies, control systems based on a wide range of algorithms, including modeling, design, simulation, applied design of power converters and control systems and application, and stability investigation.



DMITRI VINNIKOV (Fellow, IEEE) received the Dipl.Eng., M.Sc., and Dr.Sc.Techn. degrees in electrical engineering from the Tallinn University of Technology, Tallinn, Estonia, in 1999, 2001, and 2005, respectively. He is currently the Head of the Power Electronics Group, Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, Estonia. He is the Head of the Research and Development and a Co-Founder of Ubik Solutions LLC—Estonian

start-up company dedicated to innovative and smart power electronics for renewable energy systems. Moreover, he is one of the founders and leading researchers of ZEBE—Estonian Centre of Excellence for zero energy and resource efficient smart buildings and districts. He has authored or coauthored two books, five monographs, and one book chapter, as well as more than 400 published articles on power converter design and development and the holder of numerous patents and utility models in this field. His research interests include applied design of power electronic converters and control systems, renewable energy conversion systems (photovoltaic and wind), impedance-source power converters, and implementation of wide bandgap power semiconductors. He is the Chair of the IEEE Estonia Section.



NASER VOSOUGHI KURDKANDI (Member, IEEE) was born in Bostan Abad, East Azerbaijan, Iran, in 1989. He received the B.Sc. degree in electrical engineering from the Islamic Azad University, South Tehran Branch, Tehran, Iran, in 2011, and the M.Sc. and Ph.D. degrees in electrical engineering and power electronics from the University of Tabriz, Tabriz, Iran, in 2014 and 2019, respectively. From 2019 to 2020, he was a Postdoctoral Researcher with the University of Tabriz.

In 2020, he joined the Tallinn University of Technology, Tallinn, Estonia, as a Postdoctoral Researcher. He has been a Postdoctoral Research-Fellow with San Diego State University, San Diego, CA, USA, since 2022. His current research interests include multilevel inverters, grid-connected PV inverters, dc–dc switched-capacitor and switched-inductor converters, fast charge station for electric vehicles, battery-based energy storage systems, and induction motor drives.



HADI TARZAMNI (Student Member, IEEE) was born in Tabriz, Iran, in 1992. He received the B.Sc. and M.Sc. degrees (Hons.) in power electrical engineering from the Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, in 2014 and 2016, respectively. He is currently pursuing the dual Ph.D. degree in power electronics engineering with the Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran, and the Department of Electrical Engineering and Automation, Aalto University, Espoo, Finland. He has authored and coauthored more than 30 journal and conference papers.

He also holds six patents in the area of power electronics. Since January 2021, he has been a Researcher with the Department of Electrical Engineering and Automation; and the Department of Electronics and Nanoengineering, Aalto University, Finland. His research interests include power electronic converters analysis and design, DC–DC and DC–AC converters, high step-up power conversion, soft-switching and resonant converters, and reliability analysis. He was a recipient of the Best Paper Award in 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC), in 2019. He has been awarded a three-year Aalto ELEC Doctoral School grant, and a Jenny and Antti Wihuri Foundation Grant, in 2021 and 2022, respectively.

...