



This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail.

Emadi, Fahimeh; Vuorinen, Vesa; Liu, Shenyi; Paulasto-Krockel, Mervi

Novel low-temperature interconnects for 2.5/3D MEMS integration: demonstration and reliability

Published in: IEEE Transactions on Components, Packaging and Manufacturing Technology

DOI: 10.1109/TCPMT.2024.3430061

Published: 01/01/2024

Document Version Publisher's PDF, also known as Version of record

Published under the following license: CC BY

Please cite the original version:

Emadi, F., Vuorinen, V., Liu, S., & Paulasto-Krockel, M. (2024). Novel low-temperature interconnects for 2.5/3D MEMS integration: demonstration and reliability. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, *14*(8), 1337-1346. https://doi.org/10.1109/TCPMT.2024.3430061

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.

Novel Low-Temperature Interconnects for 2.5-/3-D MEMS Integration: Demonstration and Reliability

Fahimeh Emadi[®], Vesa Vuorinen[®], Shenyi Liu[®], and Mervi Paulasto-Kröckel[®], Member, IEEE

Abstract— To meet the essential demands for high-performance microelectromechanical system (MEMS) integration, this study developed a novel Cu-Sn-based solid-liquid interdiffusion (SLID) interconnect solution. The study utilized a metallization stack incorporating a Co layer to interact with low-temperature Cu–Sn–In SLID. Since Cu₆(Sn,In)₅ forms at a lower temperature than other phases in the Cu-Sn-In SLID system, the goal was to produce single-phase (Cu,Co)₆(Sn,In)₅ interconnects. Bonding conditions were established for the Cu-Sn-In/Co system and the Cu-Sn/Co system as a reference. Thorough assessments of their thermomechanical reliability were conducted through high-temperature storage (HTS), thermal shock (TS), and tensile tests. The Cu-Sn-In/Co system emerged as a reliable low-temperature solution with the following key attributes: 1) a reduced bonding temperature of 200 °C compared to the nearly 300 °C required for Cu-Sn SLID interconnects to achieve stable phases in the interconnect bondline; 2) the absence of the Cu₃Sn phase and resulting void-free interconnects; and 3) high thermomechanical reliability with tensile strengths exceeding the minimum requirements outlined in the MIL-STD-883 method 2027.2, particularly following the HTS test at 150 °C for 1000 h.

Index Terms—3-D integration, contact metallization, Cu–Sn SLID, electronics packaging, interconnects, microelectromechanical system (MEMS), reliability.

I. INTRODUCTION

THE next generation of microelectromechanical systems (MEMS) is needed in a variety of applications, ranging from low-power wireless sensor networks for the Internet of Things (IoT) to optical 3-D systems for object recognition [1], [2], [3]. In these applications, the performance of current MEMS devices must be vastly improved in the fields of latency, accuracy, sensitivity, energy efficiency, safety, reliability, and more [3]. To achieve such high-performance smart

The authors are with the Department of Electrical Engineering and Automation, School of Electrical Engineering, Aalto University, 02150 Espoo, Finland (e-mail: Fahimeh.emadi@alto.fi; vesa.vuorinen@aalto.fi; shenyi.liu@aalto.fi; mervi.paulasto@aalto.fi).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCPMT.2024.3430061.

Digital Object Identifier 10.1109/TCPMT.2024.3430061

sensors, the 3-D heterogeneous integration of components, miniaturized interconnect technologies, and the encapsulation of many MEMS components are required [4], [5], [6], [7]. Advanced miniaturized interconnects are needed to merge the MEMS sensors and transducers with application-specific integrated circuits (ASICs) and microcontroller units (MCUs) for edge processing [8], [9]. The hermetic encapsulation of MEMS is typically established by wafer bonding of an MEMS device wafer to a cap wafer [3], [10], [11], [12]. However, the pursuit of high-functional-performance electronic products necessitates reliable bonding methods with a low processing temperature and low residual stresses in both the sensitive MEMS elements and the entire package [7], [9]. Simultaneously, the low bonding temperature might not compromise the subsequent process steps, and therefore, the newly formed interconnect areas should have a high remelting temperature [13], [14]. In addition, the interconnect metallurgy must be designed such that unnecessary lithography processes and wet chemistry of device wafers can be avoided [15], [16], [17].

In response to these diverse challenges, Cu-Sn solid-liquid interdiffusion (SLID) bonding presents an attractive solution. It has the potential to simultaneously enable hermetic sealing for MEMS and high-density, short signal path electrical interconnects for the integration of MEMS and integrated circuits (ICs) [3], [7], [18], [19], [20]. However, the process temperature of Cu-Sn SLID bonding exceeds 250 °C, and the typical procedure involves electroplating Cu and Sn on both wafers to be bonded [15], [16], [17]. Consequently, achieving optimal performance with Cu-Sn SLID interconnects in high-performance smart sensor systems requires ongoing improvements in bonding material design. Given that the bonding temperature of the SLID system is directly linked to the melting point of the low-temperature metal [21], one potential approach is to replace Sn with low-temperature alloyed Sn to reduce the Cu-Sn SLID bonding temperature. In the development of lead-free solders, Bi, In, and Zn were found to be the most feasible alloying elements for Sn, effectively lowering the melting point of Sn [14], [22], [23], [24], [25]. Nevertheless, it has been found that Sn-Zn solders exhibit poor wettability and corrosion resistance [22], [26], [27], [28], while Sn-Bi solders suffer from low wettability and brittleness due to the inherent nature of bismuth [14], [29], [30], [31]. Furthermore, Cu-Sn-Bi SLID bonding fails to achieve fully formed intermetallic compound (IMC) interconnects, even after a bonding time of 24 h, and notable Bi segregation occurs during the bonding process [32]. Consequently, Sn-Bi

© 2024 The Authors. This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Manuscript received 19 March 2024; revised 27 May 2024, 26 June 2024, and 5 July 2024; accepted 9 July 2024. Date of publication 17 July 2024; date of current version 11 September 2024. This work was supported in part by the iRel40. iRel40 is a European Co-Funded Innovation Project through Electronic Components and Systems for European Leadership (ECSEL) Joint Undertaking (JU) under Grant 876659; in part by the Horizon 2020 Research Program and Participating Countries; and in part by the National Funding is provided by Germany, Austria, Belgium, Finland (Innovation Funding Agency, Business Finland), France, Italy, The Netherlands, Slovakia, Spain, Sweden, and Türkiye. Recommended for publication by Associate Editor Z. Zhou upon evaluation of reviewers' comments. (*Corresponding author: Fahimeh Emadi.*)

and Sn–Zn alloys may not be the most suitable substitutes for pure Sn. However, In does not present the aforementioned problems as it is thermodynamically very close to Sn [33]. Sn–In alloys have emerged as a viable option for addressing the considerations in MEMS integration for the following reasons.

Overall, Sn-In alloys offer good soldering properties. With excellent wetting properties on glass, quartz, and ceramic materials, they could be ideal for metal-to-nonmetal joining [30]. Furthermore, the bonding temperature can be as low as 150 °C [34], and the remelting temperature exceeds 600 °C [21], as the bonding results in a fully formed IMC bondline without any traces of unreacted low melting point material [34], [35], [36]. Two IMCs (Cu₃(In,Sn) and Cu₆(In,Sn)₅) have been reported to form in reactions of InSn alloys with Cu at temperatures between 150 °C and 400 °C [37]. These phases have the same crystal structures as the well-known Cu₃Sn and Cu₆Sn₅ compounds with In atoms occupying the Sn sublattices [14]. In addition, Golim et al. [34] have successfully manufactured fine pitch Cu-Sn-In microbumps, demonstrating the possibility of Cu–Sn–In SLID bonds being as small as 10 μ m. Despite the numerous positive properties exhibited by Cu-Sn-In SLID, process integration for MEMS and the interconnect reliability have not been reported. Hence, the utilization of Cu-Sn-In for MEMS integration necessitates a physical vapor deposition (PVD)-deposited contact metallization layer on the wafers/chips housing these devices.

Previous studies have demonstrated that cobalt (Co) is a plausible contact metallization for a Cu–Sn SLID system [16], [17], [38], [39]. Our prior investigations [40] have also shown that when a Co foil is in contact with Cu-Sn-In electroplated chips, it demonstrates favorable wettability, In participates in IMC formation, and a full IMC joint can be achieved within the standard bonding timeframe. Furthermore, utilizing Co as a contact metallization in Cu-Sn-In SLID bonding has additional positive impacts. Specifically, it effectively prevents the formation of Cu₃(Sn,In) during the bonding process at temperatures ranging from 160 °C to 250 °C. Consequently, the microjoints consist of a void-free single phase, $(Cu,Co)_6(Sn,In)_5$ [16], [40]. However, in a pure Cu–Sn–In system, Cu₃Sn still forms at 250 °C [35]. In addition, research has shown that (Cu,Co)₆(Sn,In)₅ exhibits the highest Ei/H value compared to Cu₆(Sn,In)₅ and Cu₆Sn₅, indicating superior plasticity [40]. Therefore, the reliability of Cu-Sn-In in contact with Co seems promising when Co is involved in IMC formation. However, it is essential for further studies to design the metallization stack containing Co and to ensure the reliability of Cu-Sn-In/Co SLID interconnects. Taking this into consideration and drawing upon our previous studies [15], [40], [41], we have designed the SLID metallization stacks for Cu-Sn-In. In addition, we assessed the reliability of the Cu-Sn-In/Co SLID interconnects, using this novel SLID system, through a high-temperature storage (HTS) test, a thermal shock (TS) test, and tensile tests, comparing the results with Cu-Sn/Co SLID interconnects as a reference.

II. MATERIALS AND METHODS

A. Specimen Preparation

1) Wafer Preparation: Fig. 1 depicts the process flow of wafers used in Cu–Sn/Co and Cu–Sn–In/Co SLID bonded samples, with Cu–Sn/Co steps highlighted in the red frame and Cu–Sn–In/Co steps in the green frame. All samples were prepared on thermally oxidized (300 nm SiO₂), double-side polished 150-mm Si $\langle 100 \rangle$ wafers with a thickness variation (TTV) below 300 nm. Bonded wafers were categorized into two distinct types: wafers intended to house MEMS devices, referred to as device wafers, and wafers designated for bonding to the device wafers, named cap wafers. The preparation of cap wafers for Cu–Sn/Co and Cu–Sn–In/Co SLID systems is illustrated in Fig. 1(a) and (b), respectively.

For the Cu–Sn/Co system [Fig. 1(a)], the process began with sputtering a 60-nm-thick TiW adhesion layer on the Si wafer, followed by sputtering a 100-nm-thick copper seed layer [Fig. 1(a2)]. A thick photoresist mask featuring two seal-ring type structures, circular and square-shaped, was developed through the lithography process, utilizing AZ15nXT photoresist [Fig. 1(a3)]. Next, a 4- μ m layer of copper was electroplated into the resist openings using the NB Semi plate Cu 100 bath, followed by the electroplating of 2 μ m of tin using the NB Semi plate Sn 100 solution from NB technologies [Fig. 1(a4)]. Finally, the photoresist mask was stripped in the NI555 resist strip [Fig. 1(a5)], and the Cu seed layer and TiW adhesion layer were etched in Cu-etch-150 at room temperature and hydrogen peroxide 30% at 60 °C, respectively, with selectivity to metals such as Sn and In [Fig. 1(a6)]. In the Cu–Sn–In/Co system, the initial fabrication steps mirrored those of Cu-Sn/Co, including sputtering the adhesion and seed layers [Fig. 1(b2)] and developing the photoresist mask [Fig. 1(b3)], with identical materials and thicknesses. Then, a 5- μ m copper layer was electroplated into the resist openings using the NB Semi plate Cu 100 bath, followed by the sequential electroplating of 1.7 μ m tin using the NB Semi plate Sn 100 solution and $1.7-\mu m$ indium using an indium sulfamate plating bath [Fig. 1(b4)]. Finally, the same photoresist stripping and etching steps as those in the Cu-Sn/Co system were performed [Fig. 1(b5) and (b6)].

The fabrication steps for device wafers of Cu-Sn/Co and Cu-Sn-In/Co SLID systems are shown in Fig. 1(c) and (d), respectively. For Cu-Sn/Co, initially, a photoresist mask with the same ring structures as the cap wafers was formed via lithography using AZ 5214 E Image Reversal Photoresist [Fig. 1(c2)]. Next, a 60-nm-thick Ti adhesion layer was sputtered onto the Si wafer, followed by the deposition of a 200-nm Mo barrier layer, an 80-nm Co layer, and a 10-nm Au protective layer against oxidation [Fig. $1(c_3)$]. The metallization stack was then patterned using a liftoff process [Fig. 1(c4)]. Similarly, for the Cu–Sn–In/Co system, the same photoresist mask was developed [Fig. 1(d2)]. A 60-nm Ti adhesion layer was sputtered onto the Si wafer, followed by a 400-nm Co layer and a 10-nm Au protective layer against oxidation [Fig. 1(d3)]. Finally, the metallization stack was then patterned using a liftoff process [Fig. 1(d4)].



Fig. 1. Fabrication process steps for various wafers. (a) Cap wafer of Cu–Sn/Co SLID system. (a1) Back-side patterning of selected DSP wafers. (a2) Sputtering TiW adhesion layer and Cu seed layer. (a3) Lithography for photoresist mask featuring seal-ring structures. (a4) Electroplating 4- μ m Cu and 2- μ m Sn. (a5) Photoresist stripping. (a6) Etching away Cu seed layer and TiW adhesion layer. (b) Cap wafer of Cu–Sn–In/Co SLID system. (b1) back-side patterning of selected DSP wafers. (b2) Sputtering TiW adhesion layer and Cu seed layer. (b3) Lithography for photoresist mask featuring seal-ring structures. (b4) Electroplating 5- μ m Cu, 1.7- μ m Sn, and 1.7- μ m In. (b5) Photoresist stripping. (b6) Etching away Cu seed layer and TiW adhesion layer. (c) Device wafer of Cu–Sn/Co SLID system. (c1) Back-side patterning of selected DSP wafers. (c2) Lithography for photoresist mask featuring seal-ring structures. (c3) Sputtering metallization stack (60-nm Ti, 200-nm Mo, 80-nm Co, and 10-nm Au). (c4) Photoresist stripping. (d) Device wafer of Cu–Sn–In/Co SLID system stack (60-nm Ti, 400-nm Au). (d4) Photoresist stripping.

2) Bonding Process: The bonding process was carried out using an AML wafer bonder. The interconnects were aligned and pre-heated to 150 °C and 100 °C in the Cu–Sn/Co and Cu–Sn–In/Co systems, respectively, before bringing the cap and device wafers into contact. The wafers were brought into contact using a 5-kN uniaxial contact force from the bottom plate and then heated to 250 °C and 200 °C in the Cu–Sn/Co and Cu–Sn–In/Co systems, respectively, at a heating rate of 10 °C/min. After holding the temperature at 250 °C for 0.5 h in the Cu–Sn/Co system and at 200 °C for 1 h in the Cu–Sn–In/Co system, the contact force was released. The temperature was gradually reduced to 65 °C at a cooling rate of 1 °C/min before the bonded pair was removed from the chamber. Subsequently, the bonded wafers were diced into 10×10 mm chips containing one ring interconnect, which were used in tensile and thermal aging tests, and in cross-sectional analysis. Fig. 2 depicts a schematic illustration detailing the temperature and pressure profiles during bonding for both Cu–Sn/Co and Cu–Sn–In/Co systems.

B. Thermal Treatment

1) TS: The TS test was conducted using the ESPEC TSA-71 S TS chamber system. The TS test was performed according to the JEDEC JESD22-A104D standard, with test condition G and soak mode 3. Fig. 3 shows the temperature profile for the TS test. The TS test parameters were given



Fig. 2. Schematic illustration of the temperature and pressure profile during bonding for (a) Cu-Sn/Co sample and (b) Cu-Sn-In/Co sample.



Fig. 3. Temperature profile for the TS test.

as follows: an operational temperature range of -40 °C-+125 °C, a ramp rate of 33 °C/min, a 10-min dwell time applied to both high and low temperatures, and a total cycle time of 30 min. A minimum of 15 samples were subjected to 1000 cycles.

2) *HTS:* The HTS test was carried out on a minimum of 15 chips for both Cu–Sn/Co and Cu–Sn–In/Co interconnects. The testing was conducted using a Heraeus Instruments oven for a duration of 1000 h at a temperature of 150 $^{\circ}$ C.

C. Tensile Test

The tensile strengths of the interconnect for all as-bonded (AB), thermal-shocked, and HTS-tested samples were evaluated using a stud pull approach. An MTS 858 Table System, which was equipped with a Flex Test 40 Digital controller and an MTS Silent Flow HPU system, was employed. A schematic of the tensile test setup is shown in Fig. 4. The samples were affixed to 10-mm-diameter brass studs using high-strength epoxy glue (Loctite Power Epoxy Universal). These brass studs were then linked to machined brass holders featuring 10-mm holes using steel screws. Steel wires were mechanically fixed to the brass holders and were subsequently connected to the central positions of the hydraulic clamps within the MTS 858 Table system. A strain rate of 0.1 mm/s



Fig. 4. Schematic of the tensile test setup.

was applied during testing. A minimum of ten samples of the AB specimens were evaluated. Furthermore, at least five samples from each group of thermally shocked and HTS-tested specimens were tested as well.

D. SEM/EDX Analysis

The samples were prepared for cross-sectional analysis using standard metallographic methods. The cross sections and fracture surfaces were analyzed using a JEOL JSM-7500FA and JEOL JSM-6330 F field emission scanning electron microscope (SEM) equipped with Oxford Instruments INCA X-sight energy-dispersive X-ray spectroscopy (EDX) equipment. The EDS analysis was performed on at least five separate locations for every phase.

III. RESULTS AND DISCUSSION

A. Cross-Sectional Analysis

Fig. 5 shows the BSE-SEM micrographs of Cu–Sn/Co interconnects [(a)–(c)] and Cu–Sn–In/Co interconnects [(d)–(f)]



Fig. 5. BSE-SEM micrographs of Cu–Sn–In/Co bonded samples (a) as-bonded (AB), (b) after TS test, and (c) after HTS test. Cu–Sn/Co bonded samples (d) AB, (e) after TS test, and (f) after HTS test.

after bonding, TS testing, and HTS testing. At the bondline of Cu–Sn/Co reference samples, two phases, namely, $(Cu,Co)_6Sn_5$ and Cu₃Sn, were identified. The Cu₃Sn/Cu₆Sn₅ ratio increased after both TS [Fig. 5(b)] and, more notably, HTS testing [Fig. 5(c)]. This resulted in the composition of the bondline shifting to $(Cu,Co)_3Sn$, with a thin layer of $(Cu,Co)_6Sn_5$, with high Co content, after HTS testing. Nearly half of the HTS-tested samples experienced detachment in the bondline. In contrast, Cu–Sn–In/Co interconnects exhibited a single-phase composition, $(Cu,Co)_6(Sn,In)_5$, with no phase transformation observed following both TS and HTS testing. The results of TS and HTS testing (Fig. 5(e) and (f), respectively) indicated that the low-temperature Cu–Sn–In/Co interconnects were microstructurally more stable than the reference Cu–Sn/Co interconnects.

B. Tensile Strength and Fracture Mode

Fig. 6 summarizes the investigation of the mechanical properties and failure characteristics of the studied interconnects. In Fig. 6(e), the tensile strength values for both Cu–Sn/Co (in red) and Cu-Sn-In/Co (in blue) for AB, TS-tested, and HTS-tested samples are presented. According to the results, the TS test had an insignificant impact on the tensile strength of both the Cu-Sn/Co and Cu-Sn-In/Co interconnects. In both the AB and TS-tested samples, the Cu-Sn/Co interconnects exhibited a significantly higher tensile strength compared to the low-temperature Cu-Sn-In/Co interconnects. Conversely, when subjected to the HTS test, the tensile strength of the Cu-Sn-In/Co interconnects experienced a substantial improvement. The tensile strength of the Cu-Sn/Co interconnects showed a slight increase, and some samples even detached during the HTS test, resulting in an effective tensile strength of zero.

Fig. 6(a)-(c) shows the SEM-EDX micrographs of the tensile fracture surfaces of Cu-Sn/Co interconnects for AB, TS-tested, and HTS-tested samples, respectively. Within the Cu-Sn/Co interconnects, both AB and TS samples exhibited nearly identical fracture surfaces. One fracture surface primarily comprised (Cu,Co)₆Sn₅, while the other was composed of (Cu,Co)₆Sn₅, Co, and Mo. In contrast, the HTS sample exhibited a different fracture surface compared to the AB and TS-tested samples. On one fracture surface, (Cu,Co)₆Sn₅, Cu₃Sn, and Mo were identified, while on the other hand, (Cu,Co)₆Sn₅, Cu₃Sn, Co, Ti, and Mo were observed. However, since the subsequent fracture surface was in proximity to the metallization layer and some of the EDX data could have originated from the metallization beneath it, there was some uncertainty about the accurate identification of the IMCs on this fracture surface. Therefore, a higher resolution SEM-EDX analysis was employed to examine the cross section of the samples before the tensile test, aiming to identify any additional phases near the Ti/Mo/Co metallization stack. The study validated the phase identification. The fracture path for Cu-Sn/Co is shown in Fig. 6(d). In summary, the fracture path for AB and TS samples followed a pattern: within the (Cu,Co)₆Sn₅ phase, at the Mo/IMC and Co/IMC interface. Meanwhile, for the HTS sample, the fracture path exhibited the following pattern: within the $(Cu,Co)_6Sn_5$ phase, at the Cu₃Sn/(Cu,Co)₆Sn₅, Co/(Cu,Co)₆Sn₅, and Mo/(Cu,Co)₆Sn₅ interface, and the Ti/Mo interface.

Fig. 6(g)-(i) shows the SEM-EDX micrographs of Cu-Sn-In/Co interconnects for AB, TS-tested, and HTS-tested samples, respectively. All examined samples (AB, TS, and HTS) showed identical fracture surfaces after the tensile test. One surface consisted of (Cu,Co)₆(Sn,In)₅, while the other surface was composed of Co with trace amounts of Cu, Sn, and In in localized areas of the fracture surface. It is plausible that these regions represent the same $(Cu,Co)_6(Sn,In)_5$ compound overlaying Co and, due to its extremely thin nature, EDX analysis can also collect data from the underlying Co layer. A closer examination of the microstructure near the Co side is required to determine the exact composition, which will be discussed next. In any case, the fracture path for the Cu-Sn–In/Co interconnects [shown in Fig. 6(f)] is consistent, occurring at the interfaces of Co/(Cu,Co)₆(Sn,In)₅ and the unidentified IMC/(Cu,Co)₆(Sn,In)₅.

The observed fracture paths and measured tensile strength values of the Cu–Sn/Co interconnects imply that Co might not be the most optimal choice as a contact metallization layer for Cu–Sn interconnects. This is compounded by the drawback of Sn solders, which have high melting points, requiring high-temperature assembly. A significant variation in the Co content within the Cu₆Sn₅ phase, rather than a gradual change in Co content along the bondline, can lead to a weak interface. This observation can be rationalized by referring to isothermal sections of Cu–Sn–Co at 250 °C (the bonding temperature) and 150 °C (the storage temperature) presented in Fig. 7. The phase diagrams illustrate that (Cu,Co)₆Sn₅ and Co cannot be in thermodynamic equilibrium in direct contact, requiring the presence of some Co-Sn IMCs (CoSn, CoSn₂, or CoSn₃) in between. Depending on the Co–Sn IMCs formed adjacent to



Fracture surfaces of Cu-Sn/Co SLID interconnects

Fig. 6. (a)–(c) Fracture surfaces for Cu–Sn/Co (AB, TS-tested, and HTS-tested). (d) Schematic of Cu–Sn/Co samples' fracture path. (e) Tensile strength values of Cu–Sn/Co and Cu–Sn–In/Co samples in their AB, TS-tested, and HTS-tested states. (f) Schematic of Cu–Sn–In/Co samples fracture path. (g)–(i) Fracture surfaces for Cu–Sn–In/Co (AB, TS-tested, and HTS-tested, respectively). Cu–Sn/Co results are highlighted in red or framed with a red border, while Cu–Sn–In/Co results are distinguished in blue.

Cu₆Sn₅, the diffusion path must follow a particular Co content (indicated by tie lines). Similarly, a similar scenario arises considering Cu-side IMC equilibria; Cu₃Sn occurs between Cu and Cu₆Sn₅, with a distinct diffusion path and specific Co content. Transitioning from the Cu side to the Co side, Cu₆Sn₅ itself, with varying Co content, can only exist in thermodynamic equilibrium if the Co content increases continuously within the phase, as can be seen in the enlarged section of the isothermal sections for both temperatures in Fig. 7. This can be observed in the phase diagram, and possible reaction sequences are illustrated with dotted lines I-III in Fig. 7. This indicates the underlying reason for the plausible inherent weakness in the Co/(Cu,Co)₆Sn₅ interface with evolving local phase equilibria. In general, while it is true that Co can hinder the formation of Cu₃Sn in the Cu-Sn system, Cu and (Cu,Co)₆Sn₅ react and form Cu₃Sn during the HTS test. This

transformation results in a volumetric change in the system, potentially serving as a stress initiation point [42]. On the other hand, Co tends not to dissolve readily into the Cu₃Sn phase [16], [17]. Consequently, with more Cu₃Sn formation, more Co is dissolved into the remaining Cu₆Sn₅, potentially leading to a weaker interface between Cu₃Sn and (Cu,Co)₆Sn₅.

Fig. 8 presents the results of the EDX mapping for Cu– Sn–In/Co interconnects for AB, TS-tested, and HTS-tested samples, in close proximity to the Co metallization layer, where the tensile fractures occurred. In addition, for all smples, two line scans were performed: one in the area where all of the Co metallization was consumed (Line Scan 1) and another in an area where the Co metallization layer remained partially intact (Line Scan II), presented in Fig. 8. The results showed that the concentration of Co in the IMCs was notably higher near the Co metallization layer or in areas where all of the Co



Fig. 7. Calculated isothermal section of Cu-Sn-Co at (a) 250 °C and (b) 150 °C.



Fig. 8. EDX analysis of the region near the Co metallization layer in Cu-Sn-In/Co interconnects for (a) AB, (b) TS-tested, and (c) HTS-tested samples.

was consumed, in comparison to other regions. In contrast, the concentration of Cu in these IMCs was lower in these specific areas compared to others. However, this difference is less prominent in the case of HTS samples [Fig. 8 (c)]. Approaching the Co metallization layer, the content of Cu, Sn, and In in the IMCs decreased simultaneously, while the Co content steadily increased from the initial scanning point to the Co metallization layer. A small Co peak was observed in the region where complete Co metallization consumption occurred. These findings suggest that HTS processing leads to a more uniform distribution of all elements across the bondline.

To obtain a clearer understanding of the IMCs and changes in Co element content across the bond, a high magnification SEM and EDX point analysis was conducted for AB, TStested, and HTS-tested Cu–Sn–In/Co interconnects in the area close to the Co metallization layer, as shown in Fig. 9(a)-(c), respectively. Analyzed points p1–p7 and the corresponding Co content for samples are presented in Fig. 9. From the SEM image of AB, TS-tested, and HTS-tested samples, it was evident that two distinct phases exist: one, (Cu,Co)₆(Sn,In)₅,

with Co content ranging from 5 atomic percentage (at%) to 0 at% from the Co side to the Cu side within the bondline, and the other, a Co-rich phase shown as IMC1 in Fig. 9, appearing brighter in color and situated near the Co metallization layer. The element atomic percentages of IMC1 in AB [analyzed P1 in Fig. 9(a)] are given as follows: 11 at% Cu, 25 at% Co, 53 at% Sn, and 11 at% In. This suggests the formation of a new IMC during the bonding process between Co and (Cu,Co)₆(Sn,In)₅, with a weak interface with both (Cu,Co)₆(Sn,In)₅ and the Ti adhesion layer, as observed through the fracture path in the tensile test. This IMC layer is quite thin, measuring less than 200 nm in thickness above the Co metallization layer and less than 500 nm in regions where all of Co is fully consumed. IMC1 in TS-tested [analyzed P1 in Fig. 9(b)] samples showed almost the same thickness as IMC1 in the AB sample but with slightly different atomic percentages of elements, with 11 at% Cu, 24 at% Co, 45 at% Sn, and 20 at% In. However, after the HTS test, this metastable phase either disappeared or was reduced to less than 50 nm in thickness above the Co metallization layer and less than 300 nm in regions where all of Co was consumed. Furthermore, there (a)



Fig. 9. High-magnification SEM image with EDX point analysis for Cu–Sn–In/Co interconnects after (a) bonding, (b) TS-testing, and (c) HTS testing in the vicinity of the Co metallization layer.

were changes in the atomic percentages of the elements in these regions [analyzed P1 in Fig. 9(c)], with 20 at% Cu, 19 at% Co, 38 at% Sn, and 23 at% In. This composition showed a higher Cu content and less Co compared to the AB and TS-tested samples. In addition, the Co content in $(Cu,Co)_6(Sn,In)_5$ along the bondline still ranged from 5 at% to 0 at%, but with a less-steep variation across the bondline. Co diffused further away from the Co metallization layer and toward the Cu side when compared to the AB and TS-tested sample.

These observations suggest that low-temperature Cu–Sn– In/Co bonded samples exhibit a metastable phase near the Co metallization layer, leading to a weak interface with the adjacent layers, thus adversely affecting the tensile strength of the interconnects. Although both Cu–Sn/Co and Cu–Sn– In/Co interconnects showed fracture surfaces near the Co contact metallization layer, the weaker interface between the metastable phase of Cu–Sn–In/Co and adjacent layers (Co and $(Cu,Co)_6(Sn,In)_5$) compared to the connection between Co and $(Cu,Co)_6Sn_5$ leads to lower strength values for AB and TS-tested Cu–Sn–In/Co interconnects compared to the Cu–Sn/Co system. In HTS-tested samples, either the phase disappeared from the interface or its thickness was reduced, leading to higher tensile strength values than those of AB and TS-tested samples in Cu–Sn–In/Co and even higher than HTS-tested Cu–Sn/Co SLID samples. The tensile strength results and microstructural analysis suggest that this weak interface can be fully or partially eliminated through the HTS process, thereby strengthening the bond.

IV. CONCLUSION

A novel low-temperature Cu-Sn-based SLID interconnect was designed to meet the requirements of 2.5/3-D MEMS integration. The utilization of the designed SLID stack (Cu-Sn-In/Co) for 2.5/3-D MEMS integration was successfully demonstrated and the thermomechanical reliability of the interconnects was examined. Our findings showed that Cu-Sn–In/Co interconnects primarily consist of $(Cu, Co)_6(Sn, In)_5$, along with a thin Co-rich IMC layer near the Co metallization region. This novel low-temperature interconnect outperforms the Cu-Sn/Co SLID interconnects, which were considered as a reference in this work, in various aspects. The required bonding temperature of Cu-Sn-In/Co SLID system is lower than that of Cu-Sn/Co. In contrast to the Cu-Sn/Co SLID system, no Cu₃Sn phase formation nor voids were observed in the Cu-Sn-In/Co interconnects. The microstructure of lowtemperature Cu-Sn-In/Co remains stable, except for a thin layer of a metastable phase near the Co metallization layer, which can be effectively eliminated through extended aging at 150 °C. Furthermore, the tensile strength of the Cu–Sn–In/Co interconnects was adequate, considering the minimum requirement from MIL-STD. While Cu-Sn/Co interconnects initially showed higher tensile strength compared to Cu-Sn-In/Co, the situation reversed during HTS testing. As a result, the novel low-temperature Cu-Sn-In/Co interconnects passed reliability tests involving TS, HTS, and tensile testing. Thus, designing interconnects using the Cu-Sn-In SLID system in contact with the Co metallization layer is a promising approach. The results also highlight the complete Co consumption in certain areas during IMC formation, suggesting potential concerns such as ion migration; therefore, addressing this issue might involve considering a thicker Co metallization layer. In addition, given that Sn-In has a melting point of 120 °C, it is worth considering lower temperatures, below 200 °C, for Cu-Sn-In/Co SLID interconnects given the successful literature examples of Cu-Sn-In SLID bonding at temperatures as low as 150 °C.

ACKNOWLEDGMENT

The authors acknowledge the provision of facilities and technical support by Aalto University at Micronova Nanofabrication Center and OtaNano-Nanomicroscopy Center (Aalto-NMC).

REFERENCES

- H. Geng, Internet of Things and Data Analytics Handbook. Hoboken, NJ, USA: Wiley, Feb. 2017, pp. 1–776, doi: 10.1002/9781119173601.
- [2] D. Young, C. Zorman, and M. Mehregany, "MEMS/NEMS devices and applications," in *Springer Handbook of Nanotechnology*. Berlin, Germany: Springer-Verlag, 2010.
- [3] M. Tilli, M. Paulasto-Kröckel, M. Petzold, H. Theuss, T. Motooka, and V. Lindroos, *Handbook of Silicon Based MEMS Materials and Technologies*, 3rd ed., Amsterdam, The Netherlands: Elsevier, 2020.
- [4] F. Sheikh, R. Nagisetty, T. Karnik, and D. Kehlet, "2.5D and 3D heterogeneous integration: Emerging applications," *IEEE Solid-State Circuits Mag.*, vol. 13, no. 4, pp. 77–87, Fall 2021, doi: 10.1109/MSSC.2021.3111386.
- [5] A. Martins et al., "Heterogeneous integration challenges within wafer level fan-out SiP for wearables and IoT," in *Proc. IEEE 68th Electron. Compon. Technol. Conf. (ECTC)*, May 2018, pp. 1485–1492, doi: 10.1109/ECTC.2018.00226.
- [6] J. Weber, M. Fernandez-Bolanos, A. M. Ionescu, and P. Ramm, "(Invited) 3D integration processes for advanced sensor systems and high-perfomance RF components," *ECS Trans.*, vol. 86, no. 8, pp. 29–37, Jul. 2018, doi: 10.1149/08608.0029ecst.
- [7] P. Wesling. (2021). *Heterogeneous Integration Roadmap*. [Online]. Available: http://eps.ieee.org/hir
- [8] A. Hilton and D. Temple, "Wafer-level vacuum packaging of smart sensors," *Sensors*, vol. 16, no. 11, p. 1819, Oct. 2016, doi: 10.3390/s16111819.
- [9] N. Tiwary, V. Vuorinen, G. Ross, and M. Paulasto-Kröckel, "Finite element simulation of Solid–Liquid interdiffusion bonding process: Understanding process-dependent thermomechanical stress," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 12, no. 5, pp. 847–856, May 2022, doi: 10.1109/TCPMT.2022.3170082.
- [10] H. Xu et al., "Wafer-level SLID bonding for MEMS encapsulation," Adv. Manuf., vol. 1, no. 3, pp. 226–235, Sep. 2013, doi: 10.1007/s40436-013-0035-0.
- [11] G. Jo et al., "Wafer-level hermetically sealed silicon photonic MEMS," *Photon. Res.*, vol. 10, no. 2, p. A14, Feb. 2022, doi: 10.1364/prj.441215.
- [12] V. K. Varadan, K. J. Vinoy, and S. Gopalakrishnan, Smart Material Systems and MEMS: Design and Development Methodologies. Hoboken, NJ, USA: Wiley, 2006.
- [13] J. Feng, C. Hang, Y. Tian, C. Wang, and B. Liu, "Effect of electric current on grain orientation and mechanical properties of Cu-Sn intermetallic compounds joints," *J. Alloys Compounds*, vol. 753, pp. 203–211, Jul. 2018, doi: 10.1016/j.jallcom.2018. 04.041.
- [14] Y. Liu and K. N. Tu, "Low melting point solders based on Sn, Bi, and In elements," *Mater. Today Adv.*, vol. 8, Dec. 2020, Art. no. 100115, doi: 10.1016/j.mtadv.2020.100115.
- [15] F. Emadi, V. Vuorinen, and M. Paulasto-Kröckel, "Utilizing Co as a contact metallization for wafer-level Cu-Sn-In SLID bonding used in MEMS and MOEMS packaging," in *Proc. IEEE 9th Electron. Syst.-Integr. Technol. Conf. (ESTC)*, Sep. 2022, pp. 359–363, doi: 10.1109/ESTC55720.2022.9939539.
- [16] F. Emadi, V. Vuorinen, S. Mertin, K. Widell, and M. Paulasto-Kröckel, "Microstructural and mechanical characterization of Cu/Sn SLID bonding utilizing Co as contact metallization layer," *J. Alloys Compounds*, vol. 929, Dec. 2022, Art. no. 167228, doi: 10.1016/j.jallcom.2022.167228.
- [17] F. Emadi, V. Vuorinen, H. Dong, G. Ross, and M. Paulasto-Kröckel, "Investigation of the microstructural evolution and detachment of Co in contact with Cu–Sn electroplated silicon chips during solid-liquid interdiffusion bonding," *J. Alloys Compounds*, vol. 890, Jan. 2022, Art. no. 161852, doi: 10.1016/j.jallcom.2021.161852.
- [18] A. Duan, T.-T. Luu, K. Wang, K. Aasmundtveit, and N. Hoivik, "Wafer-level Cu–Sn micro-joints with high mechanical strength and low Sn overflow," *J. Micromech. Microeng.*, vol. 25, no. 9, Sep. 2015, Art. no. 097001, doi: 10.1088/0960-1317/25/9/097001.
- [19] H. Liu, "Cu–Sn intermetallic bonding for 3D MEMS integration," Dept. Phys., Univ. Oslo, Oslo, Norway, 2014.
- [20] A. Rautiainen, "Solid-liquid interdiffusion bonding for MEMs device integration," Dept. Elect. Eng. Automat., School Elect. Eng., Aalto Univ., Espoo, Finland, 2018.
- [21] V. Vuorinen, H. Dong, G. Ross, J. Hotchkiss, J. Kaaos, and M. Paulasto-Kröckel, "Wafer level solid liquid interdiffusion bonding: Formation and evolution of microstructures," *J. Electron. Mater.*, vol. 50, no. 3, pp. 818–824, Mar. 2021, doi: 10.1007/s11664-020-08530-y.

- [22] F. Wang, H. Chen, Y. Huang, L. Liu, and Z. Zhang, "Recent progress on the development of Sn–Bi based low-temperature Pb-free solders," *J. Mater. Sci., Mater. Electron.*, vol. 30, no. 4, pp. 3222–3243, Feb. 2019, doi: 10.1007/s10854-019-00701-w.
- [23] K. J. Puttlitz and K. A. Stalter, Handbook of Lead-Free Solder Technology for Microelectronic Assemblies. New York, NY, USA: Marcel Dekker, 2004, p. 1026.
- [24] M. Abtew and G. Selvaduray, "Lead-free solders in microelectronics," *Mater. Sci. Eng. R, Rep.*, vol. 27, nos. 5–6, pp. 95–141, Jun. 2000, doi: 10.1016/S0927-796X(00)00010-3.
- [25] V. Jayaram, O. Gupte, K. Bhangaonkar, and C. Nair, "A review of low-temperature solders in microelectronics packaging," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 13, no. 4, pp. 570–579, Apr. 2023, doi: 10.1109/TCPMT.2023.3271269.
- [26] K.-K. Xu, L. Zhang, L.-L. Gao, N. Jiang, L. Zhang, and S.-J. Zhong, "Review of microstructure and properties of low temperature lead-free solder in electronic packaging," *Sci. Technol. Adv. Mater.*, vol. 21, no. 1, pp. 689–711, Jan. 2020, doi: 10.1080/14686996.2020.1824255.
- [27] J.-C. Liu, G. Zhang, Z.-H. Wang, J.-S. Ma, and K. Suganuma, "Thermal property, wettability and interfacial characterization of novel Sn–Zn– Bi–In alloys as low-temperature lead-free solders," *Mater. Des.*, vol. 84, pp. 331–339, Nov. 2015, doi: 10.1016/j.matdes.2015.06.148.
- [28] A. Sharif and Y. C. Chan, "Investigation of interfacial reactions between Sn–Zn solder with electrolytic Ni and electroless Ni(P) metallization," *J. Alloys Compounds*, vol. 440, nos. 1–2, pp. 117–121, Aug. 2007, doi: 10.1016/j.jallcom.2006.09.020.
- [29] X. Luo, J. Peng, W. Zhang, S. Wang, S. Cai, and X. Wang, "CALPHADguided alloy design of Sn–In based solder joints with multiphase structure and their mechanical properties," *Mater. Sci. Eng. A*, vol. 860, Dec. 2022, Art. no. 144284, doi: 10.1016/j.msea.2022.144284.
- [30] Y. Shu, T. Ando, Q. Yin, G. Zhou, and Z. Gu, "Phase diagram and structural evolution of tin/indium (Sn/In) nanosolder particles: From a non-equilibrium state to an equilibrium state," *Nanoscale*, vol. 9, no. 34, pp. 12398–12408, Sep. 2017, doi: 10.1039/c7nr01402c.
- [31] S.-K. Lin, C.-F. Yang, S.-H. Wu, and S.-W. Chen, "Liquidus projection and solidification of the Sn-In-Cu ternary alloys," *J. Electron. Mater.*, vol. 37, no. 4, pp. 498–506, Apr. 2008, doi: 10.1007/s11664-008-0380-0.
- [32] L. H. Gonzalez, K. E. Aasmundveit, and H.-V. Nguyen, "Lowtemperature Cu-(Sn-Bi) solid liquid interdiffusion bonding—An initial study," in *Proc. IMAPS Nordic Conf. Microelectron. Packag.* (*NordPac*), Jun. 2023, pp. 1–4, doi: 10.23919/nordpac58023.2023.101 86247.
- [33] A. T. Dinsdale, A. Watson, A. Kroupa, J. Vrestal, A. Zemanova, and J. Vizdal. (2008). COST Action 531—Atlas of Phase Diagrams for Lead-Free Soldering. Accessed: Dec. 19, 2023. [Online]. Available: https://books.google.com/books/about/COST_531_lead_free_solders_1 _Atlas_of_ph.html?id=79SsoAEACAAJ
- [34] O. Golim et al., "Achieving low-temperature wafer level bonding with Cu-Sn-In ternary at 150 °C," *Scripta Mater.*, vol. 222, Jan. 2023, Art. no. 114998, doi: 10.1016/j.scriptamat.2022. 114998.
- [35] J. Hotchkiss et al., "Study of Cu-Sn-In system for low temperature, wafer level solid liquid inter-diffusion bonding," in *Proc. IEEE 8th Electron. Syst.-Integr. Technol. Conf. (ESTC)*, Sep. 2020, pp. 1–5, doi: 10.1109/ESTC48849.2020.9229696.
- [36] O. Golim, V. Vuorinen, N. Tiwary, R. Glenn, and M. Paulasto-Kröckel, "Low-temperature metal bonding for optical device packaging," in *Proc.* 23rd Eur. Microelectron. Packag. Conf. Exhib. (EMPC), Sep. 2021, pp. 1–4, doi: 10.23919/empc53418.2021.9585007.
- [37] T. H. Chuang, C. L. Yu, S. Y. Chang, and S. S. Wang, "Phase identification and growth kinetics of the intermetallic compounds formed during In-49Sn/Cu soldering reactions," *J. Electron. Mater.*, vol. 31, no. 6, pp. 640–645, Jun. 2002.
- [38] F. Gao, T. Takemoto, and H. Nishikawa, "Effects of Co and Ni addition on reactive diffusion between Sn–3.5Ag solder and cu during soldering and annealing," *Mater. Sci. Eng. A*, vol. 420, nos. 1–2, pp. 39–46, Mar. 2006, doi: 10.1016/j.msea.2006.01.032.
- [39] Y. W. Wang, Y. W. Lin, C. T. Tu, and C. R. Kao, "Effects of minor Fe, Co, and Ni additions on the reaction between SnAgCu solder and Cu," *J. Alloys Compounds*, vol. 478, nos. 1–2, pp. 121–127, Jun. 2009, doi: 10.1016/j.jallcom.2008.11.052.
- [40] F. Emadi, V. Vuorinen, G. Ross, and M. Paulasto-Kröckel, "Co, In, and Co–In alloyed Cu₆Sn₅ interconnects: Microstructural and mechanical characteristics," *Mater. Sci. Eng. A*, vol. 881, Aug. 2023, Art. no. 145398, doi: 10.1016/j.msea.2023.145398.

- [41] F. Emadi, S. Liu, A. Klami, N. Tiwary, V. Vuorinen, and M. Paulasto-Kröckel, "Low-temperature die attach for power components: Cu-Sn-In solid-liquid interdiffusion bonding," in *Proc. 14th Int. Conf. Adv. Semiconductor Devices Microsys. (ASDAM)*, Oct. 2022, pp. 1–6, doi: 10.1109/ASDAM55965.2022.9966765.
- [42] W.-E. Chen, "Void formation in Cu/Sn interconnections in flip chip package," Delft Univ. Technol., Delft, The Netherlands, 2020.



Shenyi Liu received the B.S. degree in electrical engineering from Hebei University of Science and Technology, Shijiazhuang, China, in 2018, and the M.Eng. degree from Beijing Jiaotong University, Beijing, China, in 2020. He is currently pursuing the D.Sc. degree from the Electronics Integration and Reliability (EILB) Group, Department of Electrical Engineering and Automation, Aalto University, Espoo, Finland.

His research interests include advanced packaging in power electronics and its reliability.



Fahimeh Emadi received the B.Sc. and M.Sc. degrees in materials science and engineering from Isfahan University of Technology, Isfahan, Iran, and Sharif University of Technology, Tehran, Iran, in 2013 and 2017, respectively. She is currently pursuing the D.Sc. degree with the Electronics Integration and Reliability (EILB) Group, Department of Electrical Engineering and Automation, Aalto University, Espoo, Finland. She is currently in the final stage of her doctoral program. Her thesis focuses on "Contact Metallization Design for Low-Temperature"

Interconnects in MEMS Integration."

She has published several papers in refereed journals and presented at international conferences in these areas. Her research interests include materials science, microelectronics packaging and integration, and thin-film processing.



Vesa Vuorinen received the M.Sc. degree in materials science and engineering and the D.Sc. (Tech.) degree from the Department of Electronics, Helsinki University of Technology, Espoo, Finland, in 1995 and 2006, respectively.

He is currently a Principal University Lecturer and the Project Manager with the Electronics Integration and Reliability Research Group, Aalto University, Espoo. During the last decade, his research has been focusing on materials compatibility in heterogeneous systems with an emphasis on interfacial phenomena.

He has also been responsible for teaching physics of failure and reliability assessment in electronics and direct research cooperation with industrial partners for the last 20 years. He has contributed to two textbooks dealing with interfacial compatibility issues and thermodynamics of solid-state diffusion as well as authored or co-authored more than 50 scientific articles and several book chapters.



Mervi Paulasto-Kröckel (Member, IEEE) studied materials science and semiconductor technology with Helsinki University of Technology, Espoo, Finland, and the Technical University of Aachen, Aachen, Germany.

She is a Full Professor with the School of Electrical Engineering, Aalto University, Espoo. She leads the Electronics Integration and Reliability (EILB) Group focusing on heterogeneous integration of semiconductors, 3-D piezoelectric microelectromechanical (MEMS) systems, environmental impacts,

and reliability of electronics. Prior to re-establishing an academic career end of 2008, she worked over 12 years in various research and development positions within the automotive semiconductor industry in Germany. Her group has recently developed innovative technologies for low-temperature heterogeneous integration, piezoelectric in-plane MEMS actuation, and alternative compound semiconductor substrates. She has published more than 150 scientific papers.

Prof. Paulasto-Kröckel is a member of Finnish Academy of Technical Sciences.