Antonov, Yury; Zahra, Mahwish; Stadius, Kari; Khonsari, Zahra; Kempi, Ilia; Miilunpalo, Toni; Inkinen, Juha; Unnikrishnan, Vishnu; Anttila, Lauri; Valkama, Mikko; Kosunen, Marko; Ryynänen, Jussi

**A Delay-Based LO Phase-Shifting Generator for a 2-5GHz Beamsteering Receiver in 28nm CMOS**

*Published in:*
49th European Solid-State Device Research Conference and 45th European Solid-State Circuits Conference

*DOI:*
10.1109/ESSCIRC.2019.8902864

*Published: 01/01/2019*

*Document Version*
Peer reviewed version

*Please cite the original version:*

---

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.
A Delay-Based LO Phase-Shifting Generator for a 2-5GHz Beamsteering Receiver in 28nm CMOS


*Department of Electronics and Nanoengineering, Aalto University, Espoo, Finland
†currenty with GE Healthcare, Helsinki, Finland
‡Department of Electrical Engineering, Tampere University, Tampere, Finland
Email: yury.antonov@aalto.fi

Abstract—This paper proposes a wideband 2-5GHz LO phase-shifting generator based on two digitally controlled delay lines. The concept is verified on a two-channel beamsteering direct-conversion receiver prototype implemented in 28nm CMOS. The novel generator provides both tunable phase-shifting and generation of I/Q components, achieving picosecond time resolution. The generator consumes 4.5-11.2mW and occupies 0.021mm².

Index Terms—CMOS, LO phase-shifting, wideband, beamsteering receiver, delay line, quadrature generation, RF front-end

I. INTRODUCTION

Both sub-6GHz and mm-wave 5G systems [1] embed significant number of transceivers in arrays (TX BS) to steer directivity (beamsteering) towards concurrent users and to parallelize data streams for traffic growth. The sub-6GHz bands guarantee backwards compatibility with existing communication systems and provide new services with beamsteering, e.g. anti-collision radars or vehicle-to-vehicle communications [2].

In the array transceivers signal composition can be implemented in different stages. Existing architectures bring signal to the baseband summation after applying analog phase shifts at either RF [3], [4] or LO [5], [6] blocks of the receiver, or operate directly at the baseband [7], [8]. Currently, the typical approach is to use passive phase shifters at the mm-wave region while the sub-6GHz designs are shifting towards digitally friendly solutions, leveraging downscaling trend, highest integration level and lowest cost offered by CMOS technology. In addition of fully digital transceiver arrays, the digital LO phase-shifting techniques are gaining interest since digital LO phase-shifter is decoupled form the RF signal path, thus not affecting its frequency and dynamic ranges. In all traditional analog phase-shifting mechanisms the beamsteering is based on the adjustment of the phase between received waveforms relative to each other. This leads to narrowband operation frequencies. In 5G systems, where the operation bands can span several GHz, the preferred method for phase-shift should be based on controllable delays.

In this paper we propose a wideband LO phase-shifting generator, outlined in Fig. 1. Proposed arrangement has the following advantages: a) small die area, owing to no bulky arrays of passive components, b) prospective digital-flow compatibility, c) wide frequency band and wide delay range programmability realized by delay line, d) 2×4-phase I/Q generation from a single LO input, e) I/Q pulse position tuning for optimum conversion gain, f) re-use of the same delay cell for paths calibration, pulse generation and beamsteering functions, thanks to the cell encompassing both coarse and fine latencies and g) upsampling for more RX channels by adding more phase-shifting stages to an existing LO input. Integrated in the prototype receiver (RX IC), proposed phase-shifting generator drives 2×4 passive mixers for the two quadrature channels, operates in the 2-5GHz range, consumes 4.5-11.2mW, and achieves picosecond time resolution.

Section II of the paper discusses target application for the implemented LO phase-shifting generator. Section III describes circuit details of the full LO chain, with subsections detailing generator building blocks. Measurement results are discussed in Section IV and section V concludes the paper.

II. IMPLEMENTED ANTENNA ARRAY RECEIVER

Fig. 1 outlines an implemented two channel receiver front-end. It encompasses two RF paths, with LNA and quadrature mixers in each path, baseband summation node (BB) and a delay-based phase-shifting generator (LO) to prototype beam-
steering functionality on two-antenna array receiver. Our paper focuses on LO phase-shifting generator, shown in Fig. 2.

Unlike dividers with phase selectors (DIV+PSELs) or polyphase filters with weighting amplifiers (PPF+VGAs), this design provides both tunable phase-shifting and generation of in-phase/quadrature LO components. Achieved via passives-less branched delay lines and combinational logic with no dividers, proposed design simplifies the integration of large number of channels with a single LO input and enables future implementations solely with digital place and route tools.

Key idea of the proposed LO phase-shifting mechanism is built upon digitally controlled delay lines, where desired beamsteering delay is produced as difference ($\Delta \tau_{12}$ in Fig. 1) between latencies enabled on individual lines. Individual line latency is constructed with $\Delta \tau$ increments, available from chained delay cells (TD), and demonstrates tunability sufficient for practical low-GHz beamsteering applications.

### III. IMPLEMENTED LO PHASE-SHIFTING GENERATOR

The LO phase-shifting generator comprises input buffer, clock tree and functional delays arranged as in Fig. 2. The differential off-chip LO is first buffered via simple inverting amplifier with on-chip 100 Ohm input termination (IBF). Signals from this input interface are then brought to individual delay lines by the clock tree (CT) buffers featuring positive feedbacks for faster settling to static levels. Current design supports up to eight RX channels thanks to two-level differential clock tree.

#### A. Branched delay line

In order to drive quadrature passive mixers, individual delay line needs to generate eight output phases with $45^\circ$ mutual shifts. In the proposed design, this was accomplished with delay line branching as indicated with arrows in Fig. 2. By applying branching we also reduce power consumption by sharing common parts, compared to $2 \times 4$ otherwise needed independent full delay lines.

Branch points break the line into several sections, the functional purpose of which is explained in the following paragraphs. Realized delay values can be viewed as absolute or relative, the latter being referenced from the smallest absolute value produced by the tunable delay cell. Proposed operation is built upon incrementing relative delays along the line and constructing the needed phase shifts. $\pm \Delta \tau$ in Fig. 2 indicate positive and negative directions for relative delay increments.

1) **Beam steering, $\tau_{BS}$:** The main purpose of beam steering section of the delay line is to compensate for delays $\Delta \tau$ in arrival to the antennas, which is meant to provide spatial filtering of interferers and to increase SNR of the receiver. There are 10 tunable delays in the section, giving $0-150$ps $\Delta \tau$ range.

2) **Path calibration, $\tau_{PC}$:** Path calibration section of the delay line cancels delay differences between RX channels due to PVT variations and on-chip proximity of multichannel arrangements. There are 7 tunable delays per each branch in the section, providing $0-100$ps $\Delta \tau$ range.

3) **Pulse generation, $\tau_{PG}$:** To generate quadrature signals for the mixers, pulse position needs to be adjusted with
pulse generation delays. In addition, these delays provide non-overlapping quadrature signals to improve downconversion mixer gain. There are 2 tunable delays per section path.

To simplify design and improve matching all tunable delay cells use identical structure.

B. Tunable delay cell

Designed delay cell (Fig. 3) includes fixed inverter-based delays and 3-to-1 multiplexing, providing independently controlled delay paths DP1-DP3. The inverters replicate incoming pulse to create multiple copies that will be subject to multiplexing and delaying through fast and slow transmission gates. Developed approach encompasses both coarse and fine latencies within a single cell, yielding altogether 10 distinct latencies summarized in Table I. All-zeros code impedes the through-passage when delay line is deactivated.

C. Pulse generator

To achieve 25% duty-cycle quadrature waveforms for the 4-phase passive mixers in direct-conversion receiver, four streams obtained from the branches of delay line are combined via AND gates in the pulse generator (PG in Fig. 2). Duty-cycle is modified at the end of the delay line, since 25% duty-cycle waveform, having 50ps pulse width at 5GHz, can not reliably propagate through the entire line.

IV. Measurement results

The chip in Fig. 4 was processed with 28nm CMOS technology. Total LO phase-shifter area (DL1, DL2, IBF and CT blocks) equals 0.021mm².

To measure beam patterns, two 2-5GHz range RF signals with a variable well-controlled phase difference are applied as in Fig. 4 from signal generator to emulate the incident signals impinging the receiver antennas from different spatial directions. The differential baseband outputs of quadrature component are connected to the spectrum analyzer through off-chip combiner and the full chip hardware is externally controlled by an SPI.

In order to calibrate the tunable delays, we use CALIB block in Fig. 2 as calibration interface for the LO phase-shifting mechanism. Automated calibration of delays proceeds as follows. First, RC-extracted layout simulations [12] provide initial code-delay library. This library is then supplied to control program as initial data vector for loading into CALIB block. Second, control program performs guided search of delay codes in the vicinity of the initial data, attempting to maximize channel gain. Finally, settings that yielded maximum channel gain for particular RF frequency and RF phase-shift are stored as corrected vector in the block.

Fig. 5 shows two RX channels maximum gains as a function of incident RF signals mutual phase shift. Figs. 6 and 7 show the measured beam patterns when the beam direction is set to -45° and 45°, respectively. As can be observed the proposed delay line can provide wideband 2-5GHz tuning with 1° phase resolution. Performance summary and comparison with other works in low-GHz range are given in Table II. As it can be seen we are able to provide wideband tuning range with compact chip area.

V. Conclusion

By implementing LO phase-shifting with passives-less branched delay lines presented in this paper, 2-channel receiver prototype demonstrates beamsteering in sub-6GHz range utilized by the 5G system. The LO phasing supports 2-5GHz frequency range, with 4.5-11.2mW power consumption and
Table II: Performance summary and comparison of low-GHz implementations

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS process (nm)</td>
<td>28</td>
<td>65</td>
<td>28</td>
<td>140</td>
<td>65</td>
</tr>
<tr>
<td>Phase-shifter area (mm²)</td>
<td>0.008 (one DL)</td>
<td>0.005 (shared IBF+CT)</td>
<td>0.16⁽¹⁾</td>
<td>0.03⁽¹⁾</td>
<td>0.068⁽¹⁾</td>
</tr>
<tr>
<td>Nominal supply (V)</td>
<td>1.0</td>
<td>1.5</td>
<td>1.0</td>
<td>1.8</td>
<td>1.2</td>
</tr>
<tr>
<td>Power consumption (mW)</td>
<td>2.23 (2GHz, one DL)</td>
<td>5.6 (5GHz, one DL)</td>
<td>31.75 (9GHz, one RX)</td>
<td>34 (0.6GHz, four RX)</td>
<td>119 (4.5GHz, four RX)</td>
</tr>
<tr>
<td>Channel gain (dB)</td>
<td>22 (2GHz) 20.5 (3GHz) 18.5 (4GHz) 15 (5GHz)</td>
<td>N/A⁽²⁾</td>
<td>N/A⁽²⁾</td>
<td>15</td>
<td>16 (2.5GHz)</td>
</tr>
<tr>
<td>Frequency range (GHz)</td>
<td>2.0 - 5.0</td>
<td>7.0 - 11.0</td>
<td>0.6 - 4.5</td>
<td>1.0 - 2.5</td>
<td>1.0 - 4.0</td>
</tr>
<tr>
<td>Phase / Delay measured resolution (° / ps)</td>
<td>1° (2GHz) 2.4° (5GHz)</td>
<td>Not reported</td>
<td>14.5°</td>
<td>14ps</td>
<td>11.25°</td>
</tr>
<tr>
<td>Implementation type / Topology used</td>
<td>Passives-less DLs</td>
<td>LO phase-shifting</td>
<td>PPF+VGAx</td>
<td>DIV+PSELs</td>
<td>Tapped gm-C DLs</td>
</tr>
</tbody>
</table>

⁽¹⁾ Estimated from annotated chip micrograph. ⁽²⁾ Normalized gains/array patterns were only reported.

picosecond resolution. Generator was processed with 28nm CMOS and occupies only 0.021mm². Proposed digitization-ready arrangement drives 8-phases quadrature downconversion LO chain and can be easily upscaled for more RX channels.

**Acknowledgment**

This work has been supported by Academy of Finland, Business Finland and European Union’s Horizon 2020 Research and Innovation Programme under the Marie Skłodowska-Curie Grant 704947. The authors are grateful to I. Smirnov for his cooperation and tenacity in completing the project.

**References**


