Zubair, Ahmad; Niroula, John; Chowdhury, Nadim; Zhang, Yuhao; Lemettinen, Jori; Palacios, Tomas

Materials and technology issues for the next generation of power electronic devices

Published in:
2020 Device Research Conference, DRC 2020

DOI:
10.1109/DRC50226.2020.9135183

Published: 01/06/2020

Document Version
Peer reviewed version

Please cite the original version:

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.
Materials and Technology Issues for the Next Generation of Power Electronic Devices

Ahmad Zubair1, John Niroula1, Nadim Chowdhury1, Yuhao Zhang2, Jori Lemettinen3, and Tomás Palacios1,*

1Microsystem Technology Lab, Massachusetts Institute of Technology, 02139-4307, USA, 2Virginia Polytechnic Institute and State University, VA 24061 USA, 3Aalto University, 02150 Espoo, Finland

Corresponding author: *tpalacios@mit.edu

By 2030, about 80% of all US electricity is expected to flow through power electronics. This will require power electronic devices and circuits with much higher efficiency and smaller form-factor than today’s silicon-based systems. III-Nitride semiconductors and other ultra-wide bandgap materials are ideal platforms for the new generation of power electronics thanks to the combination of excellent transport properties and the high critical electric field enabled by their wide bandgap [1]. This talk will discuss recent progress in our group in developing high voltage power transistors and diodes based on wide bandgap materials.

Vertical GaN-based FinFET power transistors have a great potential for 1200 V applications (Figure 1-2)[2]. The high current density, in combination with minimum parasitics, allow these devices to achieve beyond-state-of-the-art switching performance as summarized in Table 1. In addition, their simple structure and absence of p-type layers is expected to significantly lower their manufacturing cost compared to the traditional vertical transistor architectures. The manufacturing cost can be reduced even further by fabricating these devices on either silicon wafers or engineered substrates, although some key trade-offs between leakage currents and performance need to be carefully studied.

The talk will also discuss the opportunities and challenges brought to power electronic devices by ultra-wide bandgap materials beyond GaN. Specifically, some recent results on AlGaN-channel transistors [3] (Figure 3-4) and vertical diamond devices will be benchmarked with the state-of-the-art devices, and a roadmap for future device development will be presented.

The talk will conclude with a summary of recent work on the heterogeneous integration of power switches, gate drivers and control electronics - a key requirement for reaching the full potential of wide bandgap materials. A new GaN CMOS-driver compatible with standard GaN power devices will be demonstrated (Figure 5-6)[4] as an example system.

Acknowledgements - This research was supported by the ARPA-E SWITCHES and PNDIODES programs, monitored by Dr. Isik Kizilyalli, and by the DARPA DREaM program, monitored by Dr. Young-Kai Chen and Dr. Paul Maki.

Figure 1: Output characteristics and extracted $R_{on}$ and $R_{on}$ in a vertical GaN power FinFET.

Figure 2: Off-state leakage of a vertical FinFET measured at $V_{GS} = 0\,\text{V}$, demonstrating a breakdown voltage of 1250 V.

Figure 3: Schematic cross-section of the fabricated N-polar AlGaN/AIN PolFET with recessed contacts.

Figure 4: Output characteristics of N-polar PolFET with a 30-nm-thick Al$_2$O$_3$ gate dielectric.

Figure 5: Optical image of a complementary logic GaN inverter fabricated on a GaN-on-Si platform.

Figure 6: Transient response of the GaN complementary logic inverter shown in Figure 5.

<table>
<thead>
<tr>
<th>Device Technology</th>
<th>Manufacturer / Maker</th>
<th>$R_{on}$ (mΩ/mm)</th>
<th>$B$ (V)</th>
<th>$I_{ds}$ (A)</th>
<th>Chip Area (mm$^2$)</th>
<th>$V_{ds}$ (V)</th>
<th>$C_D$ (pf)</th>
<th>$C_{gs}$ (pf)</th>
<th>$Q_{p}$ (nC)</th>
<th>$Q_{g}$ (nC)</th>
<th>$Q_{j}$ (nC)</th>
<th>Switching FOM (ns/2C)</th>
<th>$R_{on}$ (pad optimized)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaN Vertical FinFET</td>
<td>MIT</td>
<td>2.1 (0.91 Ω)</td>
<td>1.2</td>
<td>5</td>
<td>0.45</td>
<td>1.3</td>
<td>248.3</td>
<td>42.2</td>
<td>1.24</td>
<td>2.72</td>
<td>-0</td>
<td>3.3</td>
<td>~2.0</td>
</tr>
<tr>
<td>(this work)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SiC MOSFET (CPU2-1200.0160B)</td>
<td>Cree</td>
<td>2.7 (1.9Ω)</td>
<td>1.2</td>
<td>20</td>
<td>6.28</td>
<td>2.5</td>
<td>525</td>
<td>47</td>
<td>34</td>
<td>14</td>
<td>105</td>
<td>7.68</td>
<td>24.48 (include $Q_{g}$)</td>
</tr>
<tr>
<td>SiC HET Cascode (UNI1208Z)</td>
<td>United SiC</td>
<td>1.7 (0.15Ω)</td>
<td>1.2</td>
<td>18.4</td>
<td>&gt;1.13</td>
<td>4.4</td>
<td>738</td>
<td>58</td>
<td>30</td>
<td>6</td>
<td>63</td>
<td>5.4</td>
<td>14.85 (include $Q_{g}$)</td>
</tr>
<tr>
<td>Si IGBT (NGB15N120F1W0)</td>
<td>ON Semi</td>
<td>~20 (0.25 Ω)</td>
<td>1.2</td>
<td>15</td>
<td>320</td>
<td>2</td>
<td>3600</td>
<td>110</td>
<td>150</td>
<td>68</td>
<td>1500</td>
<td>54.5</td>
<td>429.5 (include $Q_{g}$)</td>
</tr>
<tr>
<td>Si CoolMOS (IPD9001K2C3)</td>
<td>Infineon</td>
<td>~8 (1.3 Ω)</td>
<td>0.9</td>
<td>5</td>
<td>~23.6</td>
<td>3</td>
<td>710</td>
<td>35</td>
<td>28</td>
<td>12</td>
<td>3700</td>
<td>48</td>
<td>488 (include $Q_{g}$)</td>
</tr>
<tr>
<td>GaN HEMT Cascode [20]</td>
<td>Transphorm</td>
<td>(0.19 Ω)</td>
<td>1.2</td>
<td>&gt;20</td>
<td>N.A.</td>
<td>2.3</td>
<td>23.1</td>
<td>N.A.</td>
<td>N.A.</td>
<td>N.A.</td>
<td>N.A.</td>
<td>N.A.</td>
<td>N.A.</td>
</tr>
<tr>
<td>Vertical GaN MOSFET [5]</td>
<td>TOYODA GOSHI</td>
<td>2.7 (1.2 Ω)</td>
<td>1.2</td>
<td>2.32</td>
<td>2.25</td>
<td>3.5</td>
<td>2.2</td>
<td>N.A.</td>
<td>0.17</td>
<td>0.5</td>
<td>N.A.</td>
<td>N.A.</td>
<td>N.A.</td>
</tr>
</tbody>
</table>

Note: *$V_{ds}=200\,\text{V}$; **Source: http://nandplus.com/codesec; ***Calculated by using the $R_{on}$ in the data sheet and the reported $R_{on}$, reflecting the active device area (not including pad/edge areas); ****Source: Infineon’s application note titled “CoolMOS®-C7: Mastering the Art of Quickness.”