Harnefors, Lennart; Kukkola, Jarno; Routimo, Mikko; Hinkkanen, Marko; Wang, Xiongfei

A universal controller for grid-connected voltage-source converters

Published in:
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS

DOI:
10.1109/JESTPE.2020.3039407

Published: 01/10/2021

Document Version
Peer reviewed version

Please cite the original version:

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.
A Universal Controller for Grid-Connected Voltage-Source Converters

Lennart Harnefors, Fellow, IEEE, Jarno Kukkola, Mikko Routimo, Member, IEEE,
Marko Hinkkanen, Senior Member, IEEE, and Xiongfei Wang, Senior Member, IEEE

Abstract—Power-synchronization control (PSC) and vector current control (VCC), the latter including cascaded outer loops, are, respectively, considered to be grid-forming and grid-following schemes. They have significant structural differences. Despite that, it is here shown that the two schemes can be unified by making a series of minor modifications to PSC. This results in a universal controller, allowing various combinations of the two schemes to be explored. Fundamentally, it allows PSC to be used as guideline for a robust VCC design, permitting stable and well-performing operation irrespective of the grid strength.

Index Terms—Grid-connected converters, grid-following control, grid-forming control, robustness, voltage-source converters.

I. INTRODUCTION

THE PROLIFERATION of renewable energy sources interfaced to the grid by voltage-source converters has spurred a significant interest in grid-forming control [1], [2]. Thereby, it is partly implied voltage-stiff operation—i.e., operation with near-constant converter-voltage magnitude—mimicking the back electromotive force of a synchronous machine, and partly the emulation of a swing equation, accomplishing grid synchronization by a power controller (PC), which may include inertial response, if desired [3]. These two parts are essential for preserving the stability of a grid having a high penetration of converter-interfaced generation [4].

In contrast, grid-following control features current-stiff operation—i.e., the converter voltage is set by a current controller (CC) [5]. Grid synchronization is accomplished via a phase-locked loop (PLL), normally applied to the point-of-common-coupling (PCC) voltage [6]. While grid-forming control mimics a synchronous machine, grid-following control is inherited from vector control of ac motor drives. Too high concentration of grid-following converters may lead to various converter-grid instability phenomena [7]. Even one grid-following converter may exhibit stability problems when connected to a weak grid [8].

However, grid-forming and grid-following controls do not reside in fully isolated realms; there are grid-following ingredients in most grid-forming schemes. A PLL was initially proposed to be included in the Synchronverter [9]. For damping purposes, power-synchronization control (PSC) [10] includes what here is called an active-resistance control law (ARC). The active resistance is, in effect, the proportional gain of a CC. In addition, to prevent overcurrent during abnormal situations, grid-forming control may feature an embedded CC (ECC) [10].

Conversely, in grid-following schemes, the CC is cascaded with outer loops in a scheme often collectively called vector current control (VCC). In addition to the aforementioned PLL, these loops may include an ac-bus-voltage controller (AVC) [11]. The AVC introduces voltage stiffness, i.e., a grid-forming feature [12]. Loops for inertial and frequency responses can be added as well [13]. Such a principle is followed in the pioneering work on the virtual synchronous machine [3], even though this scheme is generally considered to be grid-forming.

From this discussion it is evident that there is a grey zone between grid-forming and grid-following controls. Many converters are operated as fully grid-following, particularly when connected to a strong grid (which makes an AVC superfluous). Conversely, fully grid-forming operation is, in fact, undesirable, since it would result in very poor damping (owing the lack of an active resistance) and risk for overcurrent (owing to the lack of a CC or an ECC).

The outline and contributions of the paper are as follows. VCC and PSC are briefly revisited in Section II. The main contribution is the derivation, in Section III, of a universal controller which encompasses the extremes, i.e., grid-forming and grid-following controls, as well as the grey zone in between. Its derivation is based on showing that a slightly modified PSC scheme fits within a VCC scheme which employs a generic AVC. In addition, a hybrid synchronization controller that combines a PLL with a PC is introduced. The universal controller allows exploring various combinations of VCC and PSC ingredients. The main focus is on using PSC as a guideline for a robust VCC design, which permits stable operation irrespective of the grid strength, i.e., even when connected to a very weak grid. The result is similar to certain so-called “active damping” schemes [14]–[16]. Performance comparisons of the modified PSC and the robustly designed VCC are made experimentally in Section IV.

II. FUNDAMENTALS

A. Notation, Main Circuit, and Control Principles

Throughout the paper, boldface letters denote complex space vectors. A superscript $s$ denotes a space vector referred to the
stationary $\alpha\beta$ reference frame. The absence of this superscript denotes the corresponding vector referred to the synchronous $dq$ reference frame, which has angle $\theta$ as reference. Italic letters denote scalar variables and real transfer functions (although the latter may operate on complex space vectors, in the $dq$ frame coupling from $d$ to $d$ and from $q$ to $q$). The reference for a controlled variable is denoted by appending the sub- or superscript ref. The Laplace variable $s$ is to be considered as the operator $s = d/dt$, where appropriate.

Figs. 1(a) and (b) respectively show the circuit and block diagrams of VCC and PSC. The main circuits are in both cases identical, consisting of a filter, approximated as the pure inductance $L$, between the converter and PCC buses. The respective bus-voltage vectors are $v^s$ and $E^s$, whereas the output current is $i^s$. $P$ is the active output power at the PCC, calculated by taking the real part of the complex output power

$$S = \kappa E^s (i^s)^* = \kappa E i^s,$$

where the superscript $*$ denotes complex conjugate and $K$ is the space-vector scaling constant. The $dq$ frame is statically aligned with the PCC voltage, so that $E = E$ (i.e., real), giving in the steady state

$$P = \text{Re}\{S\} = \kappa E i_d, \quad Q = \text{Im}\{S\} = -\kappa E i_q$$

where $Q$ is the reactive output power at the PCC.

Vector $v^s$ is effectuated from its reference $v^s_{\text{ref}}$ by pulsewidth modulation. This comes with a lag and switching harmonics are added. In addition, $v^s_{\text{ref}}$ may need to be saturated (at least transiently) to avoid overmodulation. For the purpose of dynamic studies, harmonics and saturation may be disregarded. In addition, the lag can usually be neglected, except when high-frequency properties are studied. Since this is not done here, for analysis purposes it is always assumed that $v = v^s_{\text{ref}}$.

**B. VCC**

This scheme employs a conventional $dq$-frame CC, comprising a proportional part, a $dq$ decoupler compensating the

Fig. 1. Circuit and block diagrams of (a) VCC and (b) PSC.

steady-state voltage drop across the inductive filter, and a feedforward of the PCC voltage through a low-pass filter $H(s)$ [with $H(0) = 1$], illustrated in Fig. 2 and given as

$$v_{\text{ref}} = R_a (i^s_{\text{ref}} - i) + j \omega_1 L i + H(s) E$$

where $\omega_1$ is the nominal angular synchronous frequency. Suitable recommendations for selection of the proportional gain $R_a$ (so denoted for analogy with PSC, see below) and the feedforward filter $H(s)$ are based on the desired closed-loop-system bandwidth $\alpha_c$, as [5]

$$R_a = \alpha_c L, \quad H(s) = \frac{\alpha_c}{s + \alpha_c}.$$  

In turn, the selection recommendation for $\alpha_c$ is up to one tenth of the angular sampling frequency $\omega_s$ of the converter control system [17]

$$\alpha_c \leq 0.1 \omega_s.$$  

Owing to the feedforward term, the decoupler, and the assumption of a purely inductive filter, (3) ideally allows $I$ to track the dc component of $i^s_{\text{ref}}$—i.e., in the $\alpha\beta$ frame the fundamental positive-sequence component—with zero static error, despite the lack of an integral part in (3). In practice, however, there will be a residual control error resulting from various parasitic effects, such as a nonnegligible filter resistance. To remove this, a compensation for the resistive voltage drop and/or a low-gain integral part can be added to (3), as can resonant parts for the control of the fundamental negative-sequence component and/or harmonics.

At least two outer loops, the PLL and the AVC, feed references to the CC in a cascaded fashion. The PLL computes the $dq$-frame reference angle as

$$\theta = \frac{1}{s} \left[ \omega_1 + F_p(s) \text{Im}\{E\} \right]$$

where $F_p(s)$ is the PLL controller, usually proportional or proportional–integral, cascaded with a low-pass filter for disturbance suppression [6]. Thereby, the $dq$ frame is synchronized with the PCC voltage by forcing the $q$ component of $E$ to zero in the steady state. The closed-loop PLL dynamics typically have bandwidth at least one order of magnitude lower than $\alpha_c$.

The AVC partly determines $i^s_{\text{ref}}$. Together with the synchronizing effect of the PLL, the AVC ensures that $E = E_{\text{ref}}$ in the steady state. Thus, $P = \kappa E i_d$ statically [see (2)], which motivates adding a $d$ component

$$i^s_d = \frac{P_{\text{ref}}}{\kappa E_{\text{ref}}}$$

Fig. 2. CC with proportional part, $dq$ decoupler, and PCC-voltage feedforward.
to $i_{\text{ref}}$ to achieve an open-loop active-power control. We obtain

$$i_{\text{ref}} = \text{SAT}\left\{i_{\text{ref}}^\text{pf} + \text{AVC}(E_{\text{ref}},E)\right\}$$  

(8)

where a vectorial saturation (SAT) is added for limiting the magnitude of $i_{\text{ref}}$ to the maximum permissible value. The SAT is normally transparent (i.e., not effectuated), but its inclusion is particularly important for helping to prevent overcurrent in abnormal situations.

$E_{\text{ref}}$ can either be constant or be adjusted online, e.g., by a reactive-power droop [18]. The latter is important particularly in a strong-grid connection, in order to avoid excessive reactive-power exchange. It is here assumed that the adjustment of $E_{\text{ref}}$ is made slower than the other control loops, allowing $E_{\text{ref}}$ to be considered constant for analysis purposes.

The AVC is allowed to be generic, but conventionally it uses the $d$ component (i.e., real part) of the control error $E_{\text{ref}} - E$ as input and sets the $q$ component of $i_{\text{ref}}$, i.e., it is $dq$ asymmetric:

$$\text{AVC}(E_{\text{ref}},E) = -jF_v(s)(E_{\text{ref}} - \text{Re}(E)).$$  

(9)

In order to achieve zero static control error, controller $F_v(s)$ must include an integral part. The response in $E$ to a change in $i$ depends on the grid impedance, which is often not fully known and may vary. Partly for this reason, $F_v(s)$ is often designed empirically [19].

C. PSC

The PSC block diagram depicted in Fig. 1(b) includes the ARC, which, via the ECC (see [10] for details), sets the voltage reference as

$$v_{\text{ref}} = \text{ECC}\{V + R_a(i_{\text{ref}} - i)\}$$  

(10)

where $V$ normally is selected real, $V = V_s$, and $R_a$ is the active resistance. [In Section III-A, $V$ is instead selected as a function of $E_{\text{ref}}$, hence, $E_{\text{ref}}$ enters the ARC block in Fig. 1(b).] Similar to the SAT in (8), the ECC is normally transparent, but modifies $v_{\text{ref}}$ when risk for overcurrent is imminent; see [10] for details. The ARC and ECC blocks, thus, respectively correspond to the CC and SAT blocks in Fig. 1(a), but perform current limitation in the opposite order.

Reference $i_{\text{ref}}$ is in conventional PSC selected as a first-order low-pass filtering of the current itself

$$i_{\text{ref}} = H_a(s)i, \quad H_a(s) = \frac{\alpha_a}{s + \alpha_a}.$$  

(11)

The filter bandwidth $\alpha_a$ is recommended to be selected in the range $0.1$–$0.2$ per unit (p.u.) [20]. The second term in (10) is therefore ensured only to give a transient contribution. A recent enhancement, called reference-feedforward PSC [21], involves instead selecting the $d$ component of $i_{\text{ref}}$ similarly to (7), giving

$$i_{\text{ref}} = i_{\text{pf}}^\text{ref} + jH_a(s)\text{Im}(i).$$  

(12)

[For this reason, $P_{\text{ref}}$ appears as an input to the ARC block in Fig. 1(b).] This is shown to give improved dynamic performance compared to the conventional selection (11).

The PC, in effect, replaces the PLL. It is given by

$$\theta = \frac{1}{s}[\omega_1 + K_p(s)(P_{\text{ref}} - P)].$$  

(13)

Often, proportional control is used, i.e., $K_p(s) = K_p$. This yields a frequency droop, i.e., when the instantaneous angular grid frequency $\omega_g = \theta$ deviates from the nominal $\omega_1$, the active power will in the steady state deviate from its reference as $P = P_{\text{ref}} + (1/K_p)(\omega_1 - \omega_g)$. Inertia emulation can be included in $K_p(s)$ by cascading a first-order low-pass filter [20], yet the same frequency droop is obtained as long as $K_p(0) = K_p$. The droop can be eliminated, if desired, by adding an integral part to $K_p(s)$.

For stability robustness, $K_p$ shall not exceed the following selection recommendation [20]:

$$K_p = \frac{\omega_1 R_a}{\alpha E_{\text{ref}}/p_u}.$$  

(14)

While the VCC selection recommendation for $R_a$, (4), is implicit in the desired closed-loop-system bandwidth $\alpha_c$, for conventional PSC, there is the explicit selection recommendation [20]

$$R_a = 0.2 \text{ p.u.}$$  

(15)

By not exceeding this recommendation, performance deterioration that could occur for large absolute values of the current operating point $i_q$ is prevented [20]. Recommendation (15) is used for the evaluation of reference-feedforward PSC in [21] as well. Yet, for this variant, it has not been demonstrated that exceeding (15) results in degrading performance.

III. UNIFICATION OF VCC AND PSC

VCC and PSC obviously have significant structural differences. Yet, by making four modifications of PSC, it is possible to unify the two schemes.

A. Modifications of PSC

1) PCC-Voltage Orientation: Since the second term in the ARC (10) only gives a transient contribution, $v = V$ statically. That is, conventional PSC, with $V = V_s$, uses the converter voltage as $dq$-frame reference, whereas VCC uses the PCC voltage. This discrepancy can be amended by instead selecting $V = E_{\text{ref}} + j\omega_1 L_i$. Thereby, (10) is modified to

$$v_{\text{ref}} = \text{ECC}\{R_a(i_{\text{ref}} - i) + j\omega_1 L_i + E_{\text{ref}}\}.$$  

(16)

Provided that the ECC is transparent, this leads to $E = E_{\text{ref}}$, statically.

2The original recommendation is $K_p = \omega_1 R_a/(\pi V^2)$. $V \rightarrow E_{\text{ref}}$ to conform with the PSC modifications made in Section III-A.

3To make exploiting the similarities to (3) easier, the terms in (16) are placed in different order than in (10).
Adding $i_p^{ref}$ to (20), a hybrid between conventional and reference-feedforward PSC is obtained. This allows the current-reference selection to conform with (8), less SAT

$$i_{ref} = i_p^{ref} + Y_r(s)(E_{ref} - E)$$  \hspace{1cm} (22)$$

The resulting closed-loop system is found by substituting (22) in (18), giving

$$i = G_c(s)i_p^{ref} + Y_c'(s)(E_{ref} - E)$$  \hspace{1cm} (23)$$

where

$$Y_c'(s) = \frac{s + \alpha_a}{s(s + \alpha_a) + R_a} \approx \frac{s + \alpha_a}{s^2 + \alpha_a R_a}.$$  \hspace{1cm} (24)$$

4) Replacement of ECC by SAT: At a glance, it could be surmised that adding SAT to (22), making it identical to (8), would prevent overcurrent. This would allow removing the ECC from the modified ARC (16), increasing its similarity to the CC (3). Yet, the third term in (16), $E_{ref}$, differs from the third term in (3), $H(s)E$. The inclusion of $H(s)E$ in (3) is a necessity for overcurrent prevention, since it acts to cancel disturbances in $E$ that are within the bandwidth of $H(s)$. On the other hand, the inclusion of $E_{ref}$ in (16) gives voltage stiffness, which is a prerequisite for grid-forming control. The solution to this dilemma is to add a proportional term to the AVC in (22), as

$$AVC(E_{ref}, E) = \frac{1}{R_a}[E_{ref} - H(s)E] + Y_v(s)(E_{ref} - E).$$  \hspace{1cm} (25)$$

The current reference is then formed according to (8) and fed to the CC (3), see Fig. 2. When SAT in (8) is transparent, term $-H(s)E/R_a$ in (25) multiplies with $R_a$ in (3) and cancels term $H(s)E$, putting $E_{ref}$ in its place. Thereby, (3) effectively turns into (16) (but, as desired, less ECC). Consequently, for normal operation when SAT is transparent, the PCC-voltage feedforward term in (3) is inactive, whereas it helps to prevent overcurrent during abnormal events when SAT is effectuated. Thus, the closed-loop system (23) remains unchanged.

Since $E_{ref}$ is considered constant and $H(0) = 1$, we get $H(s)E_{ref} = E_{ref}$. Hence, (25) can more compactly be expressed as

$$AVC(E_{ref}, E) = Y_v(s)(E_{ref} - E), \quad Y_v(s) = \frac{H(s)}{R_a} + Y_v(s).$$  \hspace{1cm} (26)$$

With $R_a$ and $H(s)$ selected according to (4), $Y_v(s) = Y_v'(s)$ as given by (24), repeated here for convenience, also rearranged to explicitly show the structure of a proportional–integral controller cascaded with a low-pass filter, as

$$Y_v(s) = \frac{s + \alpha_a}{s(s + \alpha_a) + R_a},$$  \hspace{1cm} (27)$$

B. Similarity of the PSC AVC to “Active Damping” VCC Schemes

PSC was originally invented to facilitate a stable interconnection with a very weak grid [24]—a situation where VCC often fails to give stability. One reason for the success is the usage of a PC instead of a PLL. The unification of VCC and

![Fig. 3. Hybrid synchronization controller, merging PLL and PC.](image_url)
PSC indicates another reason: a significantly different AVC. While the AVC (9) conventionally used in VCC is asymmetric and couples from \(d\) to \(q\), the PSC AVC (26) is symmetric and real, coupling from \(d\) to \(d\) and from \(q\) to \(q\).

Interestingly, similar schemes have been proposed for stability enhancement of VCC, often termed “active damping.” In [14], a real bandpass filter connects (in our terminology) \(E\) to \(i_{\text{ref}}\). Since a proportional–integral CC is used, the net result is somewhat similar to (26) with \(\alpha_a = 0\), since the pole at \(s = 0\) of the CC cancels the zero at \(s = 0\) of the bandpass filter. The scheme proposed in [15] is similar to (26) with \(\alpha_a = 0\), but, in addition, proposes to let the “active damping” act via an auxiliary, slow, PLL. This is because the impact of the regular PLL, within the PLL bandwidth, tends to nullify the effect of the “active damping” in the \(q\)-to-\(q\) signal path. In [16], this problem is instead tackled by using an integrating “active damping” scheme in the \(q\)-to-\(q\) signal path, in a similar fashion as the \(q\)-to-\(q\) coupling in (26). The similarity to “active damping” schemes serves as another explanation to the good stability properties of PSC in weak grids. It also suggests that adding a PLL to the PC according to (17) may not degrade the stability properties (subject to further investigation).

There are also similarities to the “synchronous power controller” proposed in [12]. The fundamental differences are that the CC is implemented in the \(\alpha\beta\) controller” proposed in [12]. The fundamental differences are that a proportional–integral CC is used, the net result is somewhat similar to (26) with \(\alpha_a = 0\), but, in addition, proposes to let the “active damping” act via an auxiliary, slow, PLL. This is because the impact of the regular PLL, within the PLL bandwidth, tends to nullify the effect of the “active damping” in the \(q\)-to-\(q\) signal path. In [16], this problem is instead tackled by using an integrating “active damping” scheme in the \(q\)-to-\(q\) signal path, in a similar fashion as the \(q\)-to-\(q\) coupling in (26). The similarity to “active damping” schemes serves as another explanation to the good stability properties of PSC in weak grids. It also suggests that adding a PLL to the PC according to (17) may not degrade the stability properties (subject to further investigation).

C. PSC as Guideline for Robust VCC Design

Since the PSC AVC (25) resembles an “active damping” scheme, it can directly be applied for a robust VCC design, i.e., one that achieves stability and good performance irrespective of the grid strength, where weak grids are particularly challenging. VCC implies the usage of a conventional AVC or, equivalently, a conventional AVC together with “active damping”—is obtained by adding (9) to (26), giving

\[
\text{AVC}(E_{\text{ref}}, E) = Y_v(s)(E_{\text{ref}} - E) - jF_v(s)(E_{\text{ref}} - \text{Re}\{E\}).
\]

(28)

Here, \(Y_v(s)\) can be generalized as

\[
Y_v(s) = G_a\frac{s + \alpha_a}{s}H(s)
\]

(29)

where \(G_a = 1/R_a\) gives (27). This can be considered as the “ultimate gain,” where term \(H(s)E\) in (3) is cancelled and replaced by \(E_{\text{ref}}\) (for SAT transparent). For \(G_a = 0\), (28) reverts to the conventional AVC. Gain selections between these extremes represent the grey zone between grid-following and grid-forming controls with regard to voltage stiffness.

The obtained scheme is structurally identical to that in [15], except that an auxiliary PLL is not used. While the “active damping” in [15] is proportional only, \(Y_v(s)\) is (for \(\alpha_a > 0\)) proportional–integral with a cascaded low-pass filter. Unlike [15], \(Y_v(s)\) is, with \(G_a = 1/R_a\), analytically parametrized, obviating empirical tuning.

VCC implies, in addition, that a PLL is used instead of a PC. Since these are two very different principles for synchronization control, the PC gain-selection recommendation (14) cannot be translated to a PLL design recommendation. On the other hand and perhaps somewhat surprisingly, it can provide a guideline for the design of \(F_v(s)\), as we shall now show. Adding the conventional AVC as in (28) modifies the closed-loop system (23) to

\[
i = G_c(s)i^{\text{ref}}_d + Y_c'(s)(E_{\text{ref}} - E) - jG_c(s)F_v(s)(E_{\text{ref}} - \text{Re}\{E\}).
\]

(30)

The PC gives a \(dq\)-frame dynamic impact via the \(dq\) and \(\alpha\beta\) transformations made in the control system. Similar to the PLL impact, it is nonlinear and linearization gives dependence on the current operating point \(i_0\) in [5]. As shown in the Appendix, for negligible \(i_0\) and \(\alpha_a\), the impact is structurally identical to (30), namely

\[
i = G_c(s)i^{\text{ref}}_d + Y_c'(s)(E_{\text{ref}} - E) - j\omega_1G_c(s)F_v(s)\frac{\omega_1}{s(sL + Ra)}(E_{\text{ref}} - \text{Re}\{E\}).
\]

(31)

By selecting

\[
F_v(s) = \frac{\kappa K_pE_{\text{ref}}^2G_c(s)}{R_0^2s^2} = \frac{\omega_1G_c(s)}{Ra}s = \frac{\omega_1}{s(sL + Ra)}
\]

(32)

where the second equality is obtained by applying (14), (30) and (31) become identical. The result is an analytically parametrized integral controller, cascaded with a low-pass filter. Coincidentally, it is identical to (21) with \(\alpha_a = \omega_1\).

If (4) is followed, \(G_c(s) = H(s)\) in (32). In addition, a generalization of the gain similarly to (29) can be made, as

\[
F_v(s) = \frac{K_v}{s}H(s)
\]

(33)

where (32) is obtained by letting \(K_v = \omega_1/R_a\).

Fig. 4 illustrates (8) and (28) in \(dq\)-to-\(dq\) signal paths (i.e., in component form). Notice that the integrator of the conventional AVC and that in the \(q\)-to-\(q\) signal path of the PSC AVC are merged together.

Remark 2: Recommendations (28) and (32) give VCC (with \(K_p(s) = 0\) in (17)) designed so that the small-signal dynamics are identical to those of PSC (with \(F_p(s) = F_v(s) = 0\) in (17)), for negligible \(i_0\) and \(\alpha_a\) as well as negligible PLL dynamics [as the latter are not accounted for in (30)]. Therefore, it is expected that the VCC design will inherit the robustness to the grid strength of reference-feedforward PSC demonstrated in [21]. Performance comparisons without the mentioned restrictive assumptions are made in the next section.

Remark 3: If \(K_p(s) = 0\), it is necessary to choose \(\alpha_a = 0\), at least for the integrator gain in the \(d\)-to-\(d\) signal path of Fig. 4. This is because without a PC, the active-power control is open loop, facilitated by (7). Consequently, nothing prevents the mentioned integrator from accumulating a bias which adds to \(i^{\text{ref}}_d\), giving a nonzero static control error \(P_{\text{ref}} - P\). The \(q\)-to-\(q\) signal path does not pose a similar problem; because of the merging of integrators, a bias will not be accumulated.
TABLE I

<table>
<thead>
<tr>
<th>Variable/parameter</th>
<th>Actual value</th>
<th>Normalized value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated power</td>
<td>12.5 kVA</td>
<td>1 p.u.</td>
</tr>
<tr>
<td>Rated voltage</td>
<td>√2/3·400 V</td>
<td>1 p.u.</td>
</tr>
<tr>
<td>Rated current</td>
<td>√2·18 A</td>
<td>1 p.u.</td>
</tr>
<tr>
<td>Maximum current</td>
<td>1.5·√2·18 A</td>
<td>1.5 p.u.</td>
</tr>
<tr>
<td>Base impedance</td>
<td>12.8 Ω</td>
<td>1 p.u.</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>3.3 mH</td>
<td>0.081 p.u.</td>
</tr>
<tr>
<td>Filter resistance</td>
<td>0.51 Ω</td>
<td>0.040 p.u.</td>
</tr>
<tr>
<td>Filter capacitance</td>
<td>8.8 µF</td>
<td>0.036 p.u.</td>
</tr>
<tr>
<td>Fundamental frequency</td>
<td>50 Hz</td>
<td>1 p.u.</td>
</tr>
<tr>
<td>Rated dc-bus voltage</td>
<td>650 V</td>
<td>2 p.u.</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>10 kHz</td>
<td>200 p.u.</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>5 kHz</td>
<td>100 p.u.</td>
</tr>
</tbody>
</table>

IV. EXPERIMENTAL EVALUATION

The derived universal controller, defined by Figs. 2, 3, and 4, is here evaluated experimentally. The setup—see Table I for data—uses back-to-back converters, allowing the dc-bus voltage to be controlled from the converter not under consideration. Filter resistance $R$ is determined empirically and includes the converter losses. In addition, there is a shunt capacitor (with capacitance $C$) at the PCC, forming an inductive–capacitive–inductive ($LCL$) filter with the grid inductance $L_g$. Three different values of $L_g$ are considered, as defined by the short-circuit ratio (SCR), which is the inverse p.u. value of $L + L_g$. For the considered SCR = {5, 2, 1}, the $LCL$-filter resonance is respectively {24, 20, 19} p.u., all values within the range recommended in [25], to avoid induction of high-frequency instability due to the lag in the effectuation of $v_{dc}^\text{ref}$.

Evaluations are made for the parameter selections that, respectively, give PSC (including the modifications in Section III-A) and VCC (with PSC as design guideline, as described in Section III-C). The differing parameters are detailed in Table II, where the third row represents the suggestion for a PSC/VCC hybrid, which is evaluated in one test only. $R_a$ and $H(s)$ are common and selected according to (4), while $G_a = 1/R_a$ in the AVC (28). The synchronization controller (17), see Fig. 3, employs proportional-only PLL and PC, parametrized respectively as $F_p(s) = \alpha_p/E_{\text{ref}}$, where $\alpha_p$ is the desired PLL closed-loop bandwidth [5], and $K_p(s) = K_p$.

Since the filter resistance is nonnegligible, a compensation term $R_{\text{ref}}$ is added to the CC (3). Reflecting a grid voltage slightly lower than the rated, $E_{\text{ref}} = 0.975$ p.u.

One fundamental objective is robust performance, i.e., it should be possible to successfully use the same controller, without retuning, irrespective of the SCR. Therefore, evaluation is made for SCR = {5, 2, 1}, respectively representing a (relatively) strong, a weak, and a very weak grid. Identically to [21], the test sequence involves four reference steps, to $P_{\text{ref}} = \{0.4, 0.8, 1, 0\}$ p.u. respectively at $t = \{0.2, 0.4, 0.6, 0.8\}$ s. In addition to the comparisons of time traces, the average absolute active-power control error $|P_{\text{ref}} - P|$ over the displayed time interval, is considered as performance index.

A. Strong Grid, SCR = 5

To challenge design recommendation (15) for conventional PSC, we select $\alpha_c = 4$ p.u., giving $R_a = 0.32$ p.u. Fig. 5 shows that VCC and PSC give virtually identical results, with $|P_{\text{ref}} - P|_{\text{VCC}} = 0.019$ p.u. and $|P_{\text{ref}} - P|_{\text{PSC}} = 0.020$ p.u.

B. Weak Grid, SCR = 2

Also in this case, VCC and PSC exhibit similar performance, see Fig. 6. The differences compared to the strong-grid case are longer rise times for both schemes and that VCC gives slight overshoots in $P$. The latter are consequences of
larger transients in $E_q$, caused by the use of a PLL instead of a PC. The lack of overshoot awards PSC the slightly better performance index: $|P_{\text{ref}} - P|_{\text{PSC}} = 0.018$ p.u., whereas $|P_{\text{ref}} - P|_{\text{VCC}} = 0.025$ p.u.

C. Very Weak Grid, SCR = 1

The trends observed for SCR = 2 are accentuated, see Fig. 7. Particularly for the final step in $P_{\text{ref}}$, PSC performs significantly better than VCC, giving $|P_{\text{ref}} - P|_{\text{PSC}} = 0.029$ p.u. and $|P_{\text{ref}} - P|_{\text{VCC}} = 0.047$ p.u.

To further challenge (15), another experiment, now with $\alpha_c = 8$ p.u. $\Rightarrow R_a = 0.64$ p.u. is made, see Fig. 8. Here, $|P_{\text{ref}} - P|_{\text{PSC}} = 0.015$ p.u. and $|P_{\text{ref}} - P|_{\text{VCC}} = 0.062$ p.u., i.e., doubling $\alpha_c$ almost cuts in half the performance index for PSC. The performance index for VCC would have been reduced as well, had it not been for the deteriorated final step response. It can be observed that PSC exhibits slight ringing for $P_{\text{ref}} = 1$ p.u. This phenomenon gradually worsens as $\alpha_c$ is increased beyond 8 p.u., eventually giving instability for $\alpha_c \approx 11.5$ p.u. $\Rightarrow R_a \approx 0.93$ p.u. So, for the modified PSC variant, there is an upper limit for $R_a$, yet much more generous than recommendation (15).

For completeness, the fault ride-through performance for this operating case is illustrated, see Fig. 9. Here, a symmetric fault is emulated by reducing the grid voltage (denoted in the figure as $u$) to 50% of the nominal value. Owing to the grid-forming property of both schemes, this leads to injection of reactive current, which restores the PCC voltage to its reference.

D. Hybrid Scheme

The drawback of VCC is found to be step-response overshoot, whereas the drawback of PSC is ringing for operation with large current and large $R_a$. This suggests that it may be fruitful to explore hybrids between the schemes, with the objective to eliminate the respective drawbacks. One suggestion is the parameter selection shown in the third row of Table II. Since the design (32) of the conventional AVC is based on small-signal dynamic equivalence with the PC, to give a fair comparison, the gains of both are set to half their recommended values. Their summed linearized impact is then ideally unchanged relative PSC and VCC. In addition, $\alpha_c$ is increased to 10 p.u., giving more distinctive ringing
of PSC for \( P_{\text{ref}} = 1 \) p.u., see Fig. 10. The hybrid scheme exhibits neither ringing nor overshoot, and its performance index approaches that for PSC: \(|P_{\text{ref}} - P|_{\text{HYB}} = 0.018 \) p.u. versus \(|P_{\text{ref}} - P|_{\text{PSC}} = 0.015 \) p.u.

V. CONCLUSION

In this paper it was shown that, by making four minor modifications of PSC, this scheme meshes with VCC in a universal controller. This insight was utilized primarily to facilitate a robust VCC design with PSC as guideline. Comparative evaluation of PSC and the robustly designed VCC was made, showing—as expected—overall similar performance, but with some details differing. Dynamic analysis of the universal controller is a suitable topic for further research, as is the exploration of PSC/VCC hybrids and potentially novel variants.

APPENDIX

The objective is to calculate the linearized dynamic impact of the \( dq \)-frame reference angle \( \theta \) that results for PSC as given by the closed-loop system (23) and the synchronization controller (17) with \( K_p(s) = K_p \) and \( F_p(s) = 0 \). The impact originates from the \( \alpha \beta \) transformation of \( v_{\text{ref}} \) as well as the \( dq \) transformations to obtain \( i \) and \( E \) that are made in the control system. But since negligible \( i_0 \) and \( \alpha_a \) are assumed, the effects of the \( dq \) transformations vanish. For \( i \) it is because \( i_0 = 0 \) quenches the impact and for \( E \) because the proportional part of the AVC cancels with the PCC-voltage feedforward in the CC, leaving only the integral part, whose gain is proportional to \( \alpha_a \), see (27).

Linearizing \( v_{\text{ref}}^e = e^{j\theta}v_{\text{ref}} \) yields

\[
v_{\text{ref}}^e \approx e^{j\theta}(1 + j\Delta\theta)v_{\text{ref}} \approx e^{j\theta}(v_{\text{ref}} + jv_0\Delta\theta)
\]  

(34)

where \( v_0 = E_{\text{ref}} + j\omega_1 L_0 \) is the operating point around which the linearization is made. Owing to the assumption of a negligible \( i_0, v_0 = E_{\text{ref}} \). Furthermore, from (13), \( \theta_0 = \int \omega_1 \, dt \) and

\[
\Delta\theta = \frac{K_p}{s}(P_{\text{ref}} - P).
\]

(35)

Equation (34) shows that, in the \( dq \) frame, the linearized dynamic impact of \( \theta \) is accounted for by adding \( jE_{\text{ref}}\Delta\theta \) to \( v_{\text{ref}} \). Since \( v \) affects \( i \) in the same way as \( -E \), the impact can be calculated by substituting \( E \rightarrow E - jE_{\text{ref}}\Delta\theta \) in (23), giving

\[
i = G_c(s)(i_{\text{ref}}^p + Y_c'(s)(E_{\text{ref}} - E + jE_{\text{ref}}\Delta\theta).
\]

(36)

Since \( i_0 \) is negligible, \( i \) is a small-signal variable. Linearization of the relation \( P = \kappa\text{Re}\{E^*i^*\} \) therefore simply implies \( E \rightarrow E_{\text{ref}}, \ i.e., \)

\[
P = \kappa E_{\text{ref}}\text{Re}\{\hat{i}^*\} = \kappa E_{\text{ref}}\text{Re}\{\hat{i}\}.
\]

(37)

Substituting (36) in (37) yields, with (7)

\[
P = G_c(s)P_{\text{ref}} + \kappa E_{\text{ref}}Y_c'(s)(E_{\text{ref}} - \text{Re}\{E\}).
\]

(38)

Here, the first term represents the immediate response to a reference change, which occurs with the fairly high bandwidth \( \alpha_c = R_a/L \) of \( G_c(s) \). The second terms accounts for the response in the PCC voltage, which is markedly slower, as it depends on the grid impedance and the slower-acting PC. Thus, it is reasonable to consider \( G_c(s) \approx 1 \) in (38), giving

\[
P - P \approx -\kappa E_{\text{ref}}Y_c'(s)(E_{\text{ref}} - \text{Re}\{E\}) \Rightarrow \Delta\theta \approx -(K_p/s)\kappa E_{\text{ref}}Y_c'(s)(E_{\text{ref}} - \text{Re}\{E\}).
\]

Substitution of this relation in (36) results in

\[
i = G_c(s)i_{\text{ref}}^p + Y_c'(s)(E_{\text{ref}} - E) - j\frac{K_p}{s}\kappa E_{\text{ref}}Y_c'(s)^2(E_{\text{ref}} - \text{Re}\{E\}).
\]

(39)
For \( \alpha = 0 \), (24) gives \( Y'_{\alpha}(s) = 1/(sL + R_{\alpha}) = G_{\alpha}(s)/R_{\alpha} \). Substituting this relation in (39) results in (31).

**REFERENCES**


Lennart Harnefors (Fellow, IEEE) received the M.Sc., Licentiate, and Ph.D. degrees in electrical engineering from the Royal Institute of Technology (KTH), Stockholm, Sweden, and the Docent (D.Sc.) degree in industrial automation from Lund University, Lund, Sweden, in 1993, 1995, 1997, and 2000, respectively. Between 1994–2005, he was with Mälardalen University, Västerås, Sweden, from 2001 as a Professor of electrical engineering. Between 2001–2005, he was, in addition, a part-time Visiting Professor of electrical drives with Chalmers University of Technology, Göteborg, Sweden. In 2005, he joined ABB, HVDC Product Group, Ludvika, Sweden, where he led the control development for cascaded-two-level-converter HVDC Light. In 2012, he joined ABB Corporate Research, Västerås, Sweden, where he was appointed as a Senior Principal Scientist in 2013. He is, in addition, a part-time Adjunct Professor of power electronics with KTH since 2011.

Dr. Harnefors is an Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS and an Associate Editor of IEEE Power Electronics Magazine. He has been a Distinguished Lecturer for the IEEE Power Electronics Society, and an Adjunct Professor of electrical drives with Chalmers University of Technology, Göteborg, Sweden. In 2005, he joined ABB, HVDC Product Group, Ludvika, Sweden, where he led the control development for cascaded-two-level-converter HVDC Light. In 2012, he joined ABB Corporate Research, Västerås, Sweden, where he was appointed as a Senior Principal Scientist in 2013. He is, in addition, a part-time Adjunct Professor of power electronics with KTH since 2011.

Dr. Harnefors is a Distinguished Lecturer for the IEEE Power Electronics Society, and an Adjunct Professor of electrical drives with Chalmers University of Technology, Göteborg, Sweden. In 2005, he joined ABB, HVDC Product Group, Ludvika, Sweden, where he led the control development for cascaded-two-level-converter HVDC Light. In 2012, he joined ABB Corporate Research, Västerås, Sweden, where he was appointed as a Senior Principal Scientist in 2013. He is, in addition, a part-time Adjunct Professor of power electronics with KTH since 2011.

Jarno Kukkola received the B.Sc. (Tech.), M.Sc. (Tech.), and D.Sc. (Tech.) degrees in electrical engineering from the Aalto University, Espoo, Finland, in 2010, 2012, and 2017, respectively. He is currently a Postdoctoral Researcher with the School of Electrical Engineering, Aalto University, Espoo, Finland. His research interests include control systems and grid-connected converters.

Mikko Routimo (Member, IEEE) received the M.Sc.(Eng.). Lic.Tech.. and D.Sc.(Tech.) degrees in electrical engineering from Tampere University of Technology, Tampere, Finland, in 2002, 2005, and 2009, respectively. Since 2008, he has been with ABB Drives, Helsinki, Finland, where he is currently a Principal Engineer. Since 2017, he has also been a Professor of Practice with the School of Electrical Engineering, Aalto University, Espoo, Finland. His research interests include power electronics in power systems, control of grid-connected converters, and electric drives.
Marko Hinkkanen (Senior Member, IEEE) received the M.Sc.(Eng.) and D.Sc.(Tech.) degrees in electrical engineering from the Helsinki University of Technology, Espoo, Finland, in 2000 and 2004, respectively.

He is currently an Associate Professor with the School of Electrical Engineering, Aalto University, Espoo, Finland. His research interests include control systems, electric drives, and power converters.

Dr. Hinkkanen was the co-recipient of the 2016 International Conference on Electrical Machines Brian J. Chalmers Best Paper Award, the 2016 and 2018 IEEE Industry Applications Society Industrial Drives Committee Best Paper Awards, and the 2020 SEMIKRON Innovation Award. He is an Associate Editor of the IEEE TRANSACTIONS ON ENERGY CONVERSION and of IET Electric Power Applications.

Xiongfei Wang (Senior Member, IEEE) received the B.S. degree from Yanshan University, Qinhuangdao, China, in 2006, the M.S. degree from Harbin Institute of Technology, Harbin, China, in 2008, both in electrical engineering, and the Ph.D. degree in energy technology from Aalborg University, Aalborg, Denmark, in 2013. Since 2009, he has been with the Department of Energy Technology, Aalborg University, where he became an Assistant Professor in 2014, an Associate Professor in 2016, a Professor and Research Program Leader for Electronic Power Grid (eGrid) in 2018, and the Director of Aalborg University-Huawei Energy Innovation Center in 2020. He is also a Visiting Professor of power electronics systems with KTH Royal Institute of Technology, Stockholm, Sweden. His current research interests include modeling, dynamic analysis and control of power electronic converters and systems, power electronics for sustainable energy systems and electrical grids, high power converters and multi-converter systems.

Dr. Wang serves as a Member-at-Large for Administrative Committee of IEEE Power Electronics Society (PELS) in 2020–2022, and as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He was selected into Aalborg University Strategic Talent Management Program in 2016. He has received six Prize Paper Awards in the IEEE Transactions and conferences, the 2016 Outstanding Reviewer Award of IEEE TRANSACTIONS ON POWER ELECTRONICS, the 2018 IEEE PELS Richard M. Bass Outstanding Young Power Electronics Engineer Award, the 2019 IEEE PELS Sustainable Energy Systems Technical Achievement Award, the 2020 IEEE Power & Energy Society Prize Paper Award, and the Highly Cited Researcher in Web of Science from 2019.