



This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail.

# Najmussadat, Md; Ahamed, Raju; Varonen, Mikko; Parveg, Dristy; Tawfik, Yehia; Halonen, Kari A.I. Design of a 240-GHz LNA in 0.13 µm SiGe BiCMOS Technology

*Published in:* EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference

Published: 10/01/2021

Document Version Peer-reviewed accepted author manuscript, also known as Final accepted manuscript or Post-print

Please cite the original version:

Najmussadat, M., Ahamed, R., Varonen, M., Parveg, D., Tawfik, Y., & Halonen, K. A. I. (2021). Design of a 240-GHz LNA in 0.13 µm SiGe BiCMOS Technology. In *EuMIC 2020 - 2020 15th European Microwave Integrated Circuits Conference* (pp. 17-20). Article 9337305 IEEE. https://ieeexplore.ieee.org/document/9337305

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.

# Design of a 240-GHz LNA in 0.13 µm SiGe BiCMOS Technology

Md Najmussadat<sup>#1</sup>, Raju Ahamed<sup>#2</sup>, Mikko Varonen<sup>\*3</sup>, Dristy Parveg<sup>\*4</sup>, Yehia Tawfik<sup>#5</sup>, Kari A. I. Halonen<sup>#6</sup>

<sup>#</sup>Department of Electronics and Nanoengineering, Aalto University, Espoo, Finland

\*VTT Technical Research Centre of Finland Ltd, Espoo, Finland

{<sup>1</sup>md.najmussadat, <sup>2</sup>raju.ahamed,<sup>5</sup>yehia.tawfik, <sup>6</sup>kari.halonen}@aalto.fi, {<sup>3</sup>mikko.varonen,<sup>4</sup>dristy.parveg}@vtt.fi

Abstract — In this paper, a seven stage low noise amplifier (LNA) in a 0.13  $\mu$ m SiGe BiCMOS technology is presented. The LNA has a measured peak gain of 28.5 dB at 240 GHz with a 3-dB bandwidth of 14 GHz. It shows a simulated noise figure of 13.7 dB at 240 GHz. The DC power consumption of this LNA is 97.2 mW with a supply voltage of 3V. This LNA so far represents the highest gain reported in SiGe BiCMOS technology around 240 GHz. The total chip area including the pads of this LNA is 0.45 mm<sup>2</sup>.

*Keywords* — Low Noise Amplifier (LNA), BiCMOS, SiGe, millimeter-wave, MMIC.

### I. INTRODUCTION

Due to higher spatial resolution and wider spectral coverage in higher frequency, mm-wave and THz bands became an interesting region for security and medical imaging. Imaging systems operating in these frequency bands consist of heterodyne or direct detection radiometers made of monolithic microwave integrated circuits (MMIC). Resolution of the MMIC based imaging system can be improved if a significant amplification is possible by a low noise amplifier (LNA) with low noise figure (NF). Also, different applications in mm-wave frequencies such as communication system receivers and transceivers for radar systems require LNA [1], [2], [3].

With the evolution of scaling in III-V semiconductor technology, receiver circuits in 200-300 GHz range typically built by InP HEMTs, GaAs mHEMTs or InP HBTs with very good performance have been demonstrated [3], [4], [5]. However, recent advancement in SiGe BiCMOS technology has progressed towards the maximum oscillation frequencies  $(f_{max})$  in the range of 500 GHz. SiGe technology also possesses the feature of high integration level and low cost, capable for good performance in mm-wave applications due to its high  $f_{max}$ . Thus SiGe technology becomes a cost effective alternative to conventional III-V for large volume implementation [6].

LNAs with different topologies using SiGe technology over 200 GHz have been previously reported in different studies [7], [8], [9], [10]. In this paper, a seven stage cascode low noise amplifier as shown in Fig. 1 is presented at 240 GHz in a 0.13  $\mu$ m SiGe BiCMOS technology. This LNA demonstrated a maximum measured gain of 28.5 dB at 240 GHz and a simulated noise figure of 13.7 dB with a 14 GHz bandwidth while dissipating 97.2 mW of DC power.



Fig. 1. Schematic of the designed Low Noise Amplifier.

#### II. CIRCUIT DESIGN

Low noise amplifiers (LNA) are important building blocks in receivers. Since LNA is the first block in the receiver chain, the gain and noise figure of the LNA plays a critical role to determine the noise figure of whole receiver system. Therefore, low noise figure and high gain are major requirements for the LNA design over the frequency band of interest.

In LNA design, choosing appropriate topology plays an important role at higher frequency. It still remains a challenge to design a stable amplifier at very high frequencies with high gain due to lower breakdown voltage of the transistors. If we compare the commonly used LNA topologies in mm-wave applications, it is seen that common-emitter (CE) topology has the lowest noise figure in comparison to common-base (CB) and cascode topologies [11]. However, in the frequency range above 240 GHz, maximum available gain (MAG) of the transistors drops significantly for most of the applications [12]. Due to this, gain in each stage of common emitter topology at 240 GHz reduces dramatically compared to frequency range below 100 GHz. It is seen in [8] that, cascode topology provides much higher gain compared to CE or CB topology. However, noise figure in cascode topology is somewhat higher in comparison to single stage CE and CB topology but it is reasonable if we compare it with two stages of CE. Fig. 2 shows the comparison of different topologies for maximum gain and minimum noise figure. In this design, cascode topology is chosen for each stage due to higher gain, higher

isolation and higher 3-dB bandwidth.



Fig. 2. Comparison between different topologies.

The simplified block diagram of the designed LNA with a schematic of a single stage is shown in Fig. 1. The amplifier has seven cascode stages and each stage contains two transistors and each transistor contains 06 multipliers (X6) in cascode topology. Transistor size are chosen considering the favorable source impedance point for minimum noise figure and higher gain. Source impedance points for minimum noise figure in a single cascode stage with different transistor sizes are shown in Fig. 3. From Fig. 3, it seems that X4 has better source impedance for matching. However, X6 provides better gain compared to X4. Transistor modelling is done with careful attention as it has significant effect on gain perfromance [13]. High frequency parasitic effects were taken into account by performing RC extraction of the transistor upto circuit ground level. For accessing the transistor terminals at topmost metal level, an access structure was made from ground layer to topmost metal layer which is shown in Fig. 4. Input matching, output matching as well as inter-stage matching are done by transmission lines.



Fig. 3. Source impedance points for minimum noise figure with different transistor size.

Unconditional stability of each stage of the amplifier was checked by stability factor (K) simulation and found each stage

unconditionally stable. Overall amplifier's K factor value was greater than one from 1-300 GHz range which indicate the unconditional stability of the designed seven stage cascode LNA. We also simulated stability measure (B1) and Mu factor which ensure the stability of the LNA.

It is seen in electromagnetic (EM) simulation that increasing pad size has a significant effect on macthing at 240 GHz due to higher pad capacitances. Therefore, a smaller pad with a dimension of 40  $\mu$ m x 40  $\mu$ m was used in this design. EM simulation to obtain accurate modeling of the transistor access, transmission lines, MIM capacitors and RF pads were performed in ADS momentum.



Fig. 4. Access structure for transistor terminals.



Fig. 5. The micrograph of seven stage cascode LNA

# **III. MEASUREMENT RESULTS**

The LNA was fabricated in IHP's 0.13  $\mu$ m SiGe BiCMOS process. This process exibits of  $f_t/f_{max}$  of 300/500 GHz. The process BEOL provides seven metal layers including two thick top layers and MIM capacitors [14]. The chip photo is shown

Reference	Technology	Frequency	Gain	Bandwidth	Noise Figure	Pdc	FOM	Area
		(GHz)	(dB)	(GHz)	(dB)	(mW)	(GHz/mW)	(mm <sup>2</sup> )
[6]	130nm BiCMOS	210	14	28	13 (simulated)	151.2	0.04	0.059
[7]	130nm BiCMOS	245	18	8	11	303.4	0.018	0.155
[8]	250nm BiCMOS	245	12	26	13.7 (simulated)	28	0.17	0.193
[9]	130nm BiCMOS	233	22.5	10	12.5 (simulated)	68	0.117	0.07
[10]	130nm BiCMOS	260	15	16.5	_	112	_	0.35
This work	130nm BiCMOS	240	28.5	14	13.7 (simulated)	97.2	0.17	0.45

Table 1. Performance comparison of LNAs around 240 GHz



Fig. 6. S-parameter of LNA. Solid lines represent the measured data. The dashed line represent simulated values.

in Fig. 5. The total area of the LNA is 1000  $\mu m$  x 450  $\mu m$  including the RF and DC pads.

S-parameters of the implemented LNA were measured on-wafer over 220-325 GHz. An Agilent millimeter-wave PNA E8361C network analyzer in combination with WR3 VNA extender using 100 µm pitch GSG on-wafer probes. Calibration was done in LRRM calibration method. Fig. 6 represents the measured and simulated S-parameters of the LNA. Bias points of the LNA was Vb1=0.89V, Vb2=2.3V and Vcc=3V which results a DC power consumption ( $P_{dc}$ ) of 97.2 mW. The LNA shows a measured peak gain of 28.5 dB at 240 GHz. The 3-dB bandwidth is 14 GHz from 236.8 GHz to 250.8 GHz. It can be seen from Fig. 6 that the input and output return losses of this LNA around 240 GHz are better than 15 dB and 10 dB, respectively. It exhibits a simulated noise figure of 13.7 dB which is shown in Fig. 7.

The performance of this LNA and other published LNAs over 210 GHz are presented in Table 1. The LNAs performance can be compared by the figure of merit (FOM) [15], [16]. The



Fig. 7. Simulated noise figure of the LNA.

FOM is defined as:

$$FOM = \frac{S21_{mag} \cdot Bandwidth (GHz)}{[NF_{mag} - 1] \cdot P_{dc} (mW)}$$
(1)

where  $S21_{mag}$  and  $NF_{mag}$  are the magnitudes of S21 and noise figure respectively. From the Table 1, it can be found that implemented cascode LNA has highest gain and highest FOM compared to others LNA in the frequency range of 240 GHz.

## **IV. CONCLUSION**

The design and implementation of a low noise amplifier (LNA) has been presented in a 0.13  $\mu$ m SiGe BiCMOS technology. The measured LNA achieved a gain of 28.5 dB with a bandwidth of 14 GHz. The LNA consumes 97.2 mW of DC power with a chip area of 0.45 mm<sup>2</sup> including pads. This LNA demonstrate highest gain around 240 GHz SiGe LNAs reported so far. Also the higher FOM represents that designed LNA has better performance in terms of GHz/mW.

#### ACKNOWLEDGMENT

The authors would like to thank the Academy of Finland for supporting this work through MilliRAD and TeraCom projects. The work of M. Varonen was supported through the Academy of Finland Research Fellow project MIDERI (decision no 310234).

#### REFERENCES

- [1] Z. D. Taylor, R. S. Singh, D. B. Bennett, P. Tewari, C. P. Kealey, N. Bajwa, M. O. Culjat, A. Stojadinovic, H. Lee, J. Hubschman, E. R. Brown, and W. S. Grundfest, "THz medical imaging: in vivo hydration sensing," *IEEE Transactions on Terahertz Science and Technology*, vol. 1, no. 1, pp. 201–219, 2011.
- [2] I. Kallfass, J. Antes, T. Schneider, F. Kurz, D. Lopez-Diaz, S. Diebold, H. Massler, A. Leuther, and A. Tessmann, "All active MMIC-based wireless communication at 220 GHz," *IEEE Transactions on Terahertz Science and Technology*, vol. 1, no. 2, pp. 477–487, 2011.
- [3] M. Varonen, R. Reeves, P. Kangaslahti, L. Samoska, J. W. Kooi, K. Cleary, R. S. Gawande, A. Akgiray, A. Fung, T. Gaier, S. Weinreb, A. C. S. Readhead, C. Lawrence, S. Sarkozy, and R. Lai, "An MMIC low-noise amplifier design technique," *IEEE Transactions on Microwave Theory and Techniques*, vol. 64, no. 3, pp. 826–835, 2016.
- [4] J. Hacker, M. Urteaga, M. Seo, A. Skalare, and R. Lin, "InP HBT amplifier MMICs operating to 0.67 THz," in 2013 IEEE MTT-S International Microwave Symposium Digest (MTT), 2013, pp. 1–3.
- [5] A. Tessmann, A. Leuther, H. Massler, V. Hurm, M. Kuri, M. Zink, M. Riessle, H. P. Stulz, M. Schlechtweg, and O. Ambacher, "A 600 GHz low-noise amplifier module," in 2014 IEEE MTT-S International Microwave Symposium (IMS2014), 2014, pp. 1–3.
- [6] E. Ojefors, B. Heinemann, and U. R. Pfeiffer, "Subharmonic 220and 320-GHz SiGe HBT receiver front-ends," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 5, pp. 1397–1404, 2012.
- [7] K. Schmalz, J. Borngraber, Y. Mao, H. Rucker, and R. Weber, "A 245 GHz LNA in SiGe technology," *IEEE Microwave and Wireless Components Letters*, vol. 22, no. 10, pp. 533–535, 2012.
- [8] Y. Mao, K. Schmalz, J. Borngräber, and J. C. Scheytt, "A 245 GHz CB LNA in SiGe," in 2011 6th European Microwave Integrated Circuit Conference, 2011, pp. 224–227.
- [9] S. Malz, B. Heinemann, and U. R. Pfeiffer, "A 233-GHz low noise amplifier with 22.5dB gain in 0.13µm SiGe," in 2014 9th European Microwave Integrated Circuit Conference, 2014, pp. 190–193.
- [10] D. Yoon, M. Seo, K. Song, M. Kaynak, B. Tillack, and J. Rieh, "260-GHz differential amplifier in SiGe heterojunction bipolar transistor technology," *Electronics Letters*, vol. 53, no. 3, pp. 194–196, 2017.
- [11] R. Ahamed, M. Varonen, J. Holmberg, D. Parveg, M. Kantanen, J. Saijets, and K. Halonen, "A 71–76 GHz wideband receiver front-end for phased array applications in 0.13 µm SiGe BiCMOS technology," *Analog Integrated Circuits and Signal Processing*, vol. 98, no. 3, pp. 465–476, Mar. 2019.
- [12] O. Momeni and E. Afshari, "A high gain 107 GHz amplifier in 130 nm CMOS," in 2011 IEEE Custom Integrated Circuits Conference (CICC), 2011, pp. 1–4.
- [13] D. Parveg, D. Karaca, M. Varonen, A. Vahdati, and K. A. I. Halonen, "Demonstration of a 0.325-THz CMOS amplifier," in 2016 Global Symposium on Millimeter Waves (GSMM) ESA Workshop on Millimetre-Wave Technology and Applications, 2016, pp. 1–3.
- [14] H. Rücker, B. Heinemann, and A. Fox, "Half-Terahertz SiGe BiCMOS technology," in 2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, 2012, pp. 133–136.
- [15] Y. Lee, C. Chiong, D. Niu, and H. Wang, "A high gain E-band MMIC LNA in GaAs 0.1-µm pHEMT process for radio astronomy applications," in 2014 9th European Microwave Integrated Circuit Conference, 2014, pp. 456–459.

[16] N. Shiramizu, T. Masuda, M. Tanabe, and K. Washio, "A 3-10 GHz bandwidth low-noise and low-power amplifier for full-band UWB communications in 0.25- /spl mu/m SiGe BiCMOS technology," in 2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium - Digest of Papers, 2005, pp. 39–42.