Tarzamni, Hadi; Sabahi, Mehran; Rahimpour, Saeed; Lehtonen, Matti; Dehghanian, Payman

**Operation and Design Consideration of an Ultra High Step-Up DC-DC Converter featuring High Power Density**

Published in:
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS

DOI:
10.1109/JESTPE.2021.3072957

Published: 01/10/2021

Document Version
Peer reviewed version

*Please cite the original version:*
Operation and Design Consideration of an Ultra High Step-Up DC-DC Converter featuring High Power Density

Hadi Tarzamni, Student Member, IEEE, Mehran Sabahi, Saeed Rahimpour, Matti Lehtonen, Member, IEEE, Payman Dehghanian, Senior Member, IEEE

Abstract—A new dual-coupled inductor (CI) single-switch high step-up DC-DC topology featuring high-power density is proposed in this study. Various capacitive power transfer methods, as well as inductive power transfer techniques, are utilized to act as a more efficient power interface between the input and the load. Three ports in the output terminal are employed to distribute the overall output voltage, diminish the voltage ripple in high-voltage gain ratios, and decrease the voltage stress on the main component. In the proposed converter, (i) the voltage gain is high in lower duty cycles of the switching; (ii) the stored energy of magnetizing and leakage inductances are recycled in both CIs; (iii) the voltage gain is extensible; (iv) the operation is done with no circulating current; (v) low-size passive components are presented; (vi) high-power density is obtained, and the voltage range is widened, and (vii) a simple PWM utilizing a wide control range is provided. In this study, the steady-state operation is analyzed under both continuous conduction mode (CCM) and discontinuous conduction mode (DCM), and the performance of the converter is evaluated using comparisons with similar works. In addition, the experimental results have been provided to justify the feasibility of the design.

Index Terms—DC-DC power conversion, high step-up converter, high power density, coupled inductor.

I. INTRODUCTION

The design of DC-DC converters is typically challenging [1]-[3], where increasing the output voltage and achieving a higher level of output voltage is always a key concern [4]-[6]. There are some typical approaches that can be utilized to boost the voltage gain, including switched-capacitor (SC) modules, coupled inductors (CIs), and voltage multiplier cells (VMCs). If no inductors are used in the converter structure, switched capacitor converters distribute the voltage stress of the main switch and the capability of the resulting converter in voltage boosting is extendable. Nevertheless, the drawbacks of such converters with low efficiency are the input currents of the capacitors during switching transitions, balancing difficulty in the voltage of the capacitors, considerable switching losses, and high current stress over the main switch [7]. In addition, the components suffer from considerably high di/dt during their switching transitions. Thus, this issue should be resolved by applying an auxiliary current snubber [8]. Therefore, CIs are still attractive candidates in achieving high voltage gain feature in the DC-DC converters.

Embedding CIs in the converters can be beneficial in increasing the voltage gain, even by setting medium turns ratio of the CI or a medium range of the duty cycle. Doing so will alleviate the issues of reverse-recovery on rectifier diodes. In [9, 10], two similar converters with a single switch and featuring high step-up voltage gain have been presented. These converters combined CI and VMC as an effort to improve voltage gain with recycling the energy in the leakage inductance. The main drawbacks of these converter structures are considerably high inrush current of VMC (within the switching transition time) and higher ripples in the output voltage. Using the same approach, the scholars in [11] utilized two switches in order to achieve a soft-switching performance of the converter. Even though the focus in [11] is on reducing the switching loss, using two switches in the structure leads to the increase in the conduction loss, makes the control of the switches more arduous, and the range of the duty cycle in the main switch will be narrowed. The interleaving method has been utilized in [12] in a coupled-inductor based converter. The presented structure draws current in the input with low ripple, and the voltage stress on the switch has been decreased. On the other hand, the number of semiconductor elements is considerable, where their parasitic capacitances play an important role to ensure faultless operation. The scholars in [13] have combined VMC and CI, and employed them in an interleaved boost converter as an effort to improve the voltage gain in the output terminal of the converter. Nevertheless, the size of the converter is increased due to the use of two large CIs.

Two DC-DC converters with similar structures have been suggested in [14, 15], which employ VMC and CI to reduce the voltage stress while enhancing the voltage gain. However, the leakage inductance and the magnetizing inductance are not suitably applied. A three-phase interleaved converter has been proposed in [16] in order to feature high voltage gain. The structure employs two switches, as well as a coupled inductor in each phase, making the converter bulky and expensive to implement. The DC-DC converter, which is introduced in [17], focused on achieving a high voltage gain and soft-switching performance. The main drawback of this converter is its high input current ripple. In addition, the duty cycle that is needed for achieving the intended voltage gain is high, which yields more conduction loss. Utilizing the interleaved method, two step-up converters have been presented in [18, 19]. These converter structures focused on auto-balancing of the input current. These approaches suffer from some disadvantages, including electromagnetic interference (EMI) problem, considerable resonating currents, and excessive operational modes, which make its control more complex. CI and VMC have been incorporated in [20] to make an interleaved DC-DC converter with high voltage gain and low input current ripple features. Nevertheless, the excessive number of the circuit elements and limited duty cycle range are the main drawbacks of this structure. In the suggested approach in [21], the scholars concentrated on reducing the ripples in the input current. The feasibility of this interleaved-CI DC-DC converter in practical implementation is limited by less efficient VMC.

The state-of-the-art CI-embedded converter topologies are mainly suffering from the following shortcomings: (i) inefficient utilization of leakage and magnetizing inductances, (ii) the issue...
with the amount of ripples in the output voltage, (iii) excessive 
utilization of components yielding to lower power density, (iv) 
circulating current losses, (v) limited duty cycle region, (vi) the 
issue with the excessive number of CI turns ratio or high duty 
cycle to achieve high output voltage gains, and (vii) the problem 
with the inrush current of voltage multiplier cell capacitors during 
switching transitions. To resolve the abovementioned drawbacks, 
we propose a high step-up DC-DC converter that mitigates or 
eliminates the aforementioned limitations with wide applications 
in electroplating, DC power supplies, motor driving systems, and 
renewable energy systems such as photovoltaic. The paper is 
presented in different sections, as operation analytics, calculations 
of the power loss, design procedure, comparison study and 
experimental results of a 600W prototype.

II. PROPOSED CONVERTER

The proposed DC-DC converter utilizing dual-CI and 
featuring high step-up voltage gain is depicted in Fig. 1. This 
converter is made up of one power switch (S), six diodes (D1-D6), 
two coupled inductors with two and three windings, and four 
capacitors (C, C1, C2, and C3). The three-winding coupled 
inductor is modeled as an ideal transformer with turn ratios of 
n1:n2:n3, as well as magnetizing inductance (Lm) and leakage 
inductances (L1 and L2). The input coupled inductor is also 
modeled as an ideal transformer with n4 : n5 turn ratios and 
inductances of L3, L4, and L5. In the converter structure, the 
voltage in the input (V1) is converted to high output voltages (V3) 
via flyback and forward techniques. In the output terminal, the 
configuration of the corresponding capacitors (C1, C2, and C3) provides 
the output voltage (V2).

A. CCM Operational Intervals

Continuous conduction mode (CCM) operation of the 
proposed converter consists of two intervals, which are 
distinguished by the ON and OFF states of the S switch (Note Fig. 
2). The performance of the converter is investigated, assuming the 
following conditions:

1) The components are considered ideal.
2) The waveforms and the operational analytics are in the 
steady-state of the converter.
3) The capacitor voltages (VC, V1, V2, and V3) are assumed to 
be without any ripple.
4) In case the values of voltage and current are low in the 
primary (low voltage) and secondary (high voltage) sides of 
the coupled inductor, respectively, the regarding voltage and 
current of the leakage inductances (Vr1 and Vr2) are 
neglected.

Each operational interval is explained and formulated in the 
following, and Fig. 3 demonstrates the main components’ 
waveforms in the steady-state of the components assuming the 
abovementioned conditions. As shown in Fig. 3, the single switch 
of the proposed converter (S) is driven through a pulse width 
modulation (PWM) control (G3), which results in its ON and OFF 
states in 0<t<Ts and Ts< t<2Ts, respectively.

Interval 1 (0 < t < DT3): According to Fig. 2(a), switch S is 
ON and V1 charges L = L1 + L2 via D2, which yields:

\[ i_L(t) = \frac{V_1}{L} t + I_L(0) \]  

(1)

where, \( I_L(0) \) is the initial current of \( L \) at \( t = 0 \).

The OFF state of D3 blocks the transfer of the input power to 
\( V_o \). The stored energy in \( C \) charges \( L_m \) and is transferred to \( n_2 \) and 
\( V_{o2} \) through \( n_1 \), which turns the diode \( D_4 \) ON. The voltages across 
\( L_m \) and \( L_2 \) (\( V_{L_m} \) and \( V_{L_2} \)) are calculated as

\[ v_{L_m} = \frac{V_1}{1-D}, \quad v_{L_2} = \frac{n_2 - D(n_2 + n_3)}{n_1(1-D)} \]  

(2)

where \( D \) in the above equation represents the duty cycle of \( S \). 
Thus, it can be inferred that the sign of \( V_{L_2} \) could be either + or – 
according to the values of \( D, n_2 \) and \( n_3 \), which decides the charging 
or discharging states of \( L_2 \)—i.e., \( dL_2/dt > 0 \) or \( dL_2/dt < 0 \). As 
depicted in Fig. 3, the flow of energy can also be determined in 
intervals 1 and 2. The following equations outline the operation:

\[ \begin{align*}
    & n_2 / n_3 > D / (1-D), \quad L_{o2} \text{ is charged in DT}_S \\
    & n_2 / n_3 < D / (1-D), \quad L_{o2} \text{ is charged in } (1-D)T_3
\end{align*} \]  

(3)
**Interval 2 (DT_3 < t < T_3):** Following the switch duty cycle, \( S \) is turned off at \( t = DT_3 \), which turns the switching states of diodes \( D_1, D_2, D_3, D_4, D_5, \) and \( D_6 \) on. In the next step, the energy which was saved in the inductance \((L_3)\) is discharged to the capacitor \((C)\). Therefore, energy is transferred to \( C_{o2} \), where \( i_2(t) \) is reduced according to the following equation:

\[
i_2(t) = -\frac{V_D}{L(1-D)}(t - DT_3) + \frac{V_D}{f_sL} + I_s(0)
\]

then, \( f_s \) indicates the switching frequency of the converter.

Furthermore, the saved energy in \( L_4 \) and \( L_5 \) is discharged to \( C_{o1} \) and \( C_{o2} \), respectively, through \( D_7 \) and \( D_8 \). In case the main switch of the converter is turned OFF, the energy recycle of \( L_4 \) and \( L_5 \) in this interval is the same as the flyback converter. Thus, \( V_{L_m} \) can be obtained as follows:

\[
V_{L_m} = \frac{-V_D}{(1-D)^2}
\]

\( L_{c2} \) operates according to the mentioned condition in (3).

Hence, \( V_{L_m} \) is calculated by applying (6):

\[
V_{L_m} = V_i \frac{n_D-D-D(1-D)(n_3+n_4)}{n_1(1-D)^2}
\]

**B. Voltage Gain**

The voltage gain of the proposed converter is calculated by applying the volt-second balancing law (VSBL) to the inductors \((L, L_m\), and \(L_{c2}\)) according to the corresponding voltage values in Fig. 3 for the ON period of the switch \((DT_3)\) and the OFF period of the switch \((1-D)T_3\). Hence, the voltage gain of each output terminal can be obtained as follows:

\[
V_C = \frac{V_i}{1-D}, \quad V_{o1} = \frac{V_iD}{1-D} \left( \frac{n_3}{n_4} \right)
\]

\[
V_{o2} = \frac{V_iD}{1-D} \left( \frac{n_2+n_3}{n_1} \right), \quad V_{o3} = \frac{V_i}{1-D}
\]

Therefore, the output voltage gain \((M)\) can be derived as follows:

\[
M = \frac{V_{o1} + V_{o2} + V_{o3}}{V_i} = \frac{D}{1-D} \left( \frac{n_2+n_3+n_4}{n_1} \right) + \frac{1}{(1-D)^2}
\]

**C. Voltage Stress Analysis**

Through the resulted capacitor voltage equations in (7) and (8), the voltage stress of the power switch \((S)\) during \((1-D)T_3\) can be calculated by applying (10). As depicted in Fig. 6, the normalized form of the voltage stress \((V_S / V_i)\) is with respect to \( D, a, (n_2+n_3)/n_1 \) and \( n_3/n_4 \) by assuming \( a = n_2/n_1 = n_3/n_1 = n_3/n_4 \).

\[
V_S = \frac{V_i}{(1-D)^2}
\]

According to (10), the voltage stress of the power switch is not dependent on the CI's turns ratio. Hence, by choosing low-voltage-rated power switches that feature low drain to source resistance as the power switch \((S)\), both conduction loss reduction and high voltage gain with high \((n_2+n_3)/n_1\) and \(n_3/n_4\) values are achievable. The desired operation region from the switch voltage viewpoint for design consideration is illustrated in Fig. 7 and Fig. 8 where (i) the higher \( "a" \) value, the lower the normalized switch voltage stress, (ii) the most common duty cycle range in high step-up converters \((0.5 < D < 0.85)\) has low switch voltage stress, and (iii) the proposed structure for the converter presents an acceptably large switch design area. According to the following equations, the voltage stresses of the diodes can be calculated.

\[
|V_{D1}| = \frac{V_i}{(1-D)}, \quad |V_{D2}| = \frac{V_iD}{(1-D)^2}
\]

\[
|V_{D3}| = \frac{V_i}{(1-D)} \left( \frac{n_2+n_3}{n_1} \right), \quad |V_{D4}| = \frac{V_iD}{(1-D)^2} \left( \frac{n_2+n_3}{n_1} \right)
\]

\[
|V_{D5}| = \frac{V_i}{(1-D)} \left( \frac{n_2+n_3}{n_1} \right), \quad |V_{D6}| = \frac{V_i}{(1-D)^2}
\]

Fig. 9 presents a three-dimensional view of the normalized per unit accumulative voltage stress on diodes to achieve the desired design region for the diodes' voltage in Fig. 10 and Fig. 11. According to these figures, the proposed converter provides an acceptable design area from both \( "a" \) and \( "D" \) viewpoints. A higher portion of the solution area is allocated to \( 0.5 < D \), which is more probable in the case of high step-up converters. In addition, increasing \((n_2+n_3)/n_1\) is a better solution than \(n_3/n_4\) to reach high voltage gain by considering the diodes voltage stresses.
Fig. 8. Desired operation area for low switch voltage stress with respect to $(n_2+n_3)/n_1$ and $n_2/n_1$ for different $D$ values.

Fig. 9. Normalized per unit accumulative diodes voltage stress.

Fig. 10. Desired operation area for diodes’ low accumulative voltage stress with respect to $a$ and $D$.

Fig. 11. Desired operation area for diodes’ low accumulative voltage stress in $D=0.5$ with respect to $(n_2+n_3)/n_1$ and $n_2/n_1$.

### D. Current Stress Analysis

Fig. 12 demonstrates the steady-state waveforms of $i_C$, $i_{C1b}$, $i_{C2b}$ and $i_{C1b}$, which are derived according to the inductors’ average currents. Based on which and through the ampere-second balancing law (ASBL) on the capacitors, the average values of $L_{r1}$ and $L_{r2}$ are obtained as follows:

$$I_{r1} = \frac{I_o}{(1-D)}$$

$$I_{r2} = \frac{n_2 n_3 (1-D) - n_1 n_2 D}{n_1 n_3 (1-D)^3 - n_1 n_3 D (1-D)} I_o$$

where, $I_o$ is the output current equal to $V_o/R$ and $R$ is the output load. Based on (15), $I_{r2}$ can be either $+$ or $-$ according to the values of $D$, $n_1$, $n_2$, and $n_3$ (see Fig. 13). In Fig. 13, $n_2/n_1$ is assumed to be greater than $n_3/n_1$, considering the converter operating in the high step-up performance mode. Thus, according to equations (14), (15), and considering the path of the current flow (provided in Fig. 2), the current stress of the power switch ($S$) is obtained as follows:

$$I_s = I_{r1} + I_i$$

Likewise, the current stresses of the diodes ($D_1$ to $D_6$) in their conducting mode are calculated as follows:

$$I_{D_1} = I_{D_2} = I_i$$

$$I_{D_3} = (n_2/n_3)I_i$$

$$I_{D_4} = (n_1/n_2) (I_{r1} - I_{r2})$$

$$I_{D_5} = (n_1/n_3) I_{r2}, \quad I_{D_6} = I_{r1}$$

Employing the current waveforms in Fig. 12, the schematic of the voltage ripple from each port ($\Delta V_o$, $\Delta V_{o2}$, and $\Delta V_{o3}$) is demonstrated in Fig. 14. Considering Fig. 12 and $\frac{dv_o}{dt} = \frac{i_C}{C}$, it can be inferred that $\Delta V_{o2}$/$dt$ and $\Delta V_{o3}$/$dt$ are negative and positive in $D_{T1}$ and $(1-D)T_2$, respectively. Nevertheless, charging or discharging state of $V_{o2}$ is conditional on the values of $D_1$, $n_3/n_1$, and $n_2/n_1$. Hence, the reverse sign of $\Delta V_{o2}/dt$ compared to $\Delta V_{o3}/dt$ results in the reduced $\Delta V_o$ by $\Delta V_{o2} + \Delta V_{o3} + \Delta V_{o3}$. In Figs. 14(a) and (b), the slopes of $V_{o1}$/$V_{o2}$ and $V_{o3}$ have identical and different signs, respectively. Subsequently, Fig. 14(b) presents a better condition. The output voltage can be reduced if the following condition is satisfied:

$$\frac{n_2 (1-D) - n_1 D}{n_3 (1-D)^2 - n_1 n_2 D (1-D)} < 1$$

Accordingly, the operation zone of the alleviated $\Delta V_o$ is depicted in Figs. 15 and 16. The operation zone in Fig. 15 is demonstrated with respect to $n_2/n_1$ and $n_3/n_1$ with different values of $D$. As demonstrated in Fig. 15, the colored area shows the alleviated $\Delta V_o$. One can see that the higher the $n_2/n_1$ and $n_3/n_1$ in the desired region, the higher the $V_o$, the lower the $\Delta V_o$, and accordingly, considerably lower ratio of output voltage ripple to the output voltage ($\Delta V_o$) will result. Likewise, the intended zone is demonstrated in Fig. 16 in terms of $n_2/n_1$ and $D$. This zone includes a considerable part of the likely operation zone. It’s clear that the intended zone is wider with a higher $D$ in Fig. 15 and larger $n_2$ to $n_1$ ratio, according to Fig. 16. The small output voltage ripple feature of the proposed structure makes the converter an interesting option for some industrial applications like electroplating.

### E. Alleviation in Output Voltage Ripple

Even though the voltages in the output ports are regulated with an identical degree of freedom ($D$), $V_{o1}$, $V_{o2}$, and $V_{o3}$ do not interact with each other regulation. Hence, the proposed triple-output port converter can be adjusted in an optimal operation zone by setting $D$, $n_2/n_1$, and $n_2/n_1$ to alleviate the amount of the overall output voltage ripple ($\Delta V_o$). Employing the current waveforms in Fig. 12, the schematic of the voltage ripple from each port ($\Delta V_{o1}$, $\Delta V_{o2}$, and $\Delta V_{o3}$) is demonstrated in Fig. 14. Considering Fig. 12 and $dv_0/dt = di_C/C$, it can be inferred that $dv_{o2}/dt$ and $dv_{o3}/dt$ are negative and positive in $DT_3$ and $(1-D)T_3$, respectively. Nevertheless, charging or discharging state of $V_{o2}$ is conditional on the values of $D$, $n_2/n_1$, and $n_2/n_1$. Hence, the reverse sign of $dv_{o2}/dt$ compared to $dv_{o3}/dt$ results in the reduced $\Delta V_o$ by $\Delta V_{o2} + \Delta V_{o3} + \Delta V_{o3}$. In Figs. 14(a) and (b), the slopes of $V_{o1}(V_{o2})$ and $V_{o3}$ have identical and different signs, respectively. Subsequently, Fig. 14(b) presents a better condition. The output voltage can be reduced if the following condition is satisfied:

$$\frac{n_2 (1-D) - n_1 D}{n_3 (1-D)^2 - n_1 n_2 D (1-D)} < 1$$

Accordingly, the operation zone of the alleviated $\Delta V_o$ is depicted in Figs. 15 and 16. The operation zone in Fig. 15 is demonstrated with respect to $n_2/n_1$ and $n_3/n_1$ with different values of $D$. As demonstrated in Fig. 15, the colored area shows the alleviated $\Delta V_o$. One can see that the higher the $n_2/n_1$ and $n_3/n_1$ in the desired region, the higher the $V_o$, the lower the $\Delta V_o$, and accordingly, considerably lower ratio of output voltage ripple to the output voltage ($\Delta V_o$) will result. Likewise, the intended zone is demonstrated in Fig. 16 in terms of $n_2/n_1$ and $D$. This zone includes a considerable part of the likely operation zone. It’s clear that the intended zone is wider with a higher $D$ in Fig. 15 and larger $n_2$ to $n_1$ ratio, according to Fig. 16. The small output voltage ripple feature of the proposed structure makes the converter an interesting option for some industrial applications like electroplating.

### F. Input Current Ripple

Considering the operational analytics presented in Section II Part A, the normalized input current ripple is equal to

$$\frac{\Delta I_k}{I_i} = \frac{DR}{f_s LM^2}$$
According to the above equation, the desired operation region for the input CI to reach a specific input current ripple is expressed in Fig. 17. In this figure, higher “D" and “a" correspond to lower normalized input current ripple, which leads to small CI size for a certain L, and accordingly, high power density.

**H. DCM Operation**

Since the proposed converter structure utilizes two coupled inductors, various discontinuous conduction mode conditions can be introduced. As two mostly likely DCM conditions, discontinuous currents of only Lr, and both Ls and Lr are considered in this paper, which yield DCM and extremely discontinuous conduction mode (EDCM), respectively. In Fig. 19, the voltages of the inductors in discontinuous conduction mode and extremely discontinuous conduction mode are demonstrated. According to Fig. 19 and the VSBL, the voltage gains in DCM and EDCM can be obtained as follows:

\[
\begin{align*}
M_{DCM} & = \frac{D_1}{D_1 + D_2} \left( \frac{n_2 - n_1 D_1}{n_1 (1 - D_1)} + \frac{1}{1 - D_1} \right) + \frac{n_1 D_1}{n_1 D_2} \\
M_{EDCM} & = \frac{(1 - D_1)}{(D_2 + D_1)} \left( \frac{D_1}{n_1 (D_1 + D_2)} \left( \frac{n_2 + n_1 D_2}{1 - D_1} + \frac{1}{1 - D_1} \right) + \frac{n_1 D_1}{n_1 D_2} \right)
\end{align*}
\]

G. DCM-CCM Boundary

According to (9) and the boundary conduction mode average input current \(I_{ib} = \Delta i_l / 2\), the average output current and load resistance in boundary conduction mode can be obtained as follows:

\[
I_{ob} = \frac{DV_o}{2f_o LM^2}, \quad R_b = \frac{2f_o LM^2}{D}
\]

According to (21), the operation zone of CCM can be recognized on the normalized output current in Fig. 18(a) and (c). In addition, the operation zone in discontinuous conduction mode (DCM) is depicted in load resistance planes in Fig. 18(b) and 18(d). According to Fig. 18, it can be inferred that increasing “a" yields a wider solution region in continuous conduction mode for the normalized output current. As “a" becomes larger in discontinuous conduction mode, the solution space widens for load resistance.

I. Efficient Inductive Utilization

The recycling of the stored energy in the passive components of the circuit and transferring it to the load have been accomplished by utilizing various capacitive and inductive methods. These methods were meant to avoid the circulating current. The inductors’ discharge paths to the output load is demonstrated in Fig. 20. According to Fig. 20, the proposed converter structure (i) provides a path to guide the stored energy of C to C_{02} via \(n_3\) and \(n_2\) utilizing a forward method during DT_S, (ii) saves the stored magnetizing energy of Ls and Lm to C_{03} and C_{02}, respectively, utilizing a flyback method during (1-D)T_S, and (iii) reprocesses the harvested energy of L1, L2, and L1 toward C, C_{02} and C_{03}, respectively. Note that, these energy flow paths are corresponded to their numbers in Fig. 20. Since the energy of all parasitic inductances (including leakage and magnetizing) is recycled, there is no need for an accurate design feature for the coupled inductors to realize the intended operation. Hence, a basic
and simple coupled inductor can also be employed in the proposed structure.

Fig. 20. Graphical paths of inductive power flow in proposed converter solution.

Fig. 21. Desired operation region for high energy transfer of output capacitors with different $\Delta w c f / R / V_o^2$ limitations.

J. Energy Analysis

Using the following equations, the exchanged energy of each passive element during one switching period $(1/f_s)$ can be calculated.

$$\Delta W_L = M V_o^2 f_s, \quad \Delta W_C = -\frac{(n_2 - D(n_2 + n_1))}{n_2 R_f s (1 - D)^2}$$

$$\Delta W_{Lm} = \frac{M V_o^2 D(n_1 (1 - D) - n_1 D)}{n_2 R_f s (1 - D)^2}$$

$$\Delta W_{C1} = \frac{M V_o^2 D(n_2 + n_1)}{n_2 R_f s (1 - D)^2}, \quad \Delta W_{C2} = \frac{M V_o^2 D}{n_2 R_f s (1 - D)^2}$$

Equations (26) and (27) lead to Fig. 21, which demonstrates the desired operation region of the proposed converter to obtain high energy transfer in the output capacitors with different $\Delta w c f / R / V_o^2$ limitations. This figure presents the energy characteristics of the output capacitors in each row, which results in the overall feature in the last row. Moreover, the limitation becomes more restricted from left to right. According to Fig. 21, (i) $C_1$ and $C_2$ transfer the lowest and the highest energy in the same operational condition, (ii) $0.5 < D$ and higher “a” have higher energy transfer, and (iii) the proposed converter presents high energy transfer (power density) in most of its common operation region at the output terminal.

III. Power Loss Assessment

The model, which is depicted in Fig. 22, demonstrates the components of the proposed converter, including their real circuit representations. In this practical model, (i) internal resistance are considered in series with the passive components, (ii) the diodes are represented with their forward voltage drop $(V_F)$ and series resistance $(r_D)$, and (iii) a drain-source resistance $(r_O)$ models the conduction loss and also a parasitic capacitance $(C_i)$ model indicates the switching losses of the switch $S$. Besides, the coefficients of hysteresis and eddy current loss $(C_{Hys}$ and $C_{Eddy}$), core effective cross-sectional area $(A_{C1}$ and $A_{C2}$) of the coupled inductors, and effective core volume $(U_{C1}$ and $U_{C2}$) of the coupled inductors are the empiric parameters in calculating the value of the core loss [22]. As stated by the steady-state analysis, the power loss equations of the components are summarized in Table I.

<table>
<thead>
<tr>
<th>Component</th>
<th>Power Loss Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S$ (Conduction Loss)</td>
<td>$P_{S,\text{con}} = \frac{f_s P D}{R (1 - D)^2}$</td>
</tr>
<tr>
<td>$S$ (Switching Loss)</td>
<td>$P_S^{\text{sw}} = \frac{f_s C_{P,\text{R}} M P R}{2M^2 (1 - D)^2}$</td>
</tr>
<tr>
<td>$D_1$</td>
<td>$P_{D_1} = \frac{r_D n_1 P M^2 (1 - D)}{n_2 R} + V_M (1 - D)$</td>
</tr>
<tr>
<td>$D_2$</td>
<td>$P_{D_2} = \frac{r_D n_2 P M^2 (1 - D)}{n_2 R} + V_M (1 - D)$</td>
</tr>
<tr>
<td>$D_3$</td>
<td>$P_{D_3} = \frac{r_D n_2 P M^2 (1 - D)}{n_2 R} + V_M (1 - D)$</td>
</tr>
<tr>
<td>$D_4$</td>
<td>$P_{D_4} = \frac{r_D n_2 P M^2 (1 - D)}{n_2 R} + V_M (1 - D)$</td>
</tr>
<tr>
<td>$D_5$</td>
<td>$P_{D_5} = \frac{r_D n_2 P M^2 (1 - D)}{n_2 R} + V_M (1 - D)$</td>
</tr>
<tr>
<td>$L_s$ and $L_{11}$ (Winding Loss)</td>
<td>$P_{L,\text{w}} = \frac{f_s M^2 P R}{R (1 - D)^2}$, $P_{L,\text{w}} = \frac{r_O P}{R (1 - D)^2}$</td>
</tr>
<tr>
<td>CI1, Hysteresis Loss</td>
<td>$P_{C1,\text{H}} = \frac{C_{Hys} V_I^2 D U_{C1}}{4(1 - D)^2 n_2^2 A_{C1}}$</td>
</tr>
<tr>
<td>CI1, Eddy Current Loss</td>
<td>$P_{C1,\text{eddy}} = \frac{C_{eddy} V_I^2 D U_{C1}}{4n_2^2 A_{C1}}$</td>
</tr>
<tr>
<td>CI2, Hysteresis Loss</td>
<td>$P_{C2,\text{H}} = \frac{C_{Hys} V_I^2 D U_{C2}}{N_2^2 A_{C2}}$</td>
</tr>
<tr>
<td>CI2, Eddy Current Loss</td>
<td>$P_{C2,\text{eddy}} = \frac{C_{eddy} V_I^2 D U_{C2}}{N_2^2 A_{C2}}$</td>
</tr>
<tr>
<td>$C$</td>
<td>$P_c = \frac{r_D P}{R (1 - D)^2}$</td>
</tr>
<tr>
<td>$C_{ol}$</td>
<td>$P_{C_{ol}} = \frac{r_D P (1 - D)}{R D} \left( \frac{n_2 (1 - D) - n_2 D}{n_2 (1 - D) - n_2 D - 1} \right)$</td>
</tr>
<tr>
<td>$C_{ol}$</td>
<td>$P_{C_{ol}} = \frac{r_D P (1 - D)}{R D} \left( \frac{n_2 (1 - D) - n_2 D}{n_2 (1 - D) - n_2 D - 1} \right)$</td>
</tr>
</tbody>
</table>

IV. Non-Ideal Converter Voltage Gain

According to the ideal converter voltage gain in (9) and the power loss calculations in Section III, the voltage gain of the converter in non-ideal condition $(M')$ can be obtained as follows:
\[ M' = \frac{M}{1 + (P_{loss} / P_o)} \]  
(28)

where \( P_{loss} \) is the total power loss. Fig. 23 depicts a comparison of \( M \) and \( M' \) with respect to “\( D \)” and “\( a \).”

\[ M = \frac{C_1}{C_2} \]  
(29)

\[ L_s = \frac{D V_i}{f_s \Delta I_{Ls} (1 - D)} \]  
(30)

\[ C = \frac{D V_o}{f_s R \Delta V_{C1} (1 - D)} \]  
(31)

\[ C_{s2} = \frac{V_o}{f_s R \Delta V_{C2} (1 - D)} \]  
(32)

\[ C_{a3} = \frac{D V_o}{f_s R \Delta V_{C3} a} \]  
(33)

\[ V_{MC} = \frac{V_{MC}}{R} \]

where \( V_{MC} \) and \( V_{MC} \) are the weight coefficients which are the normalized \( \Delta I_{Ls} \) and \( f_s \), respectively.

Moreover, the number of employed passive components is acceptable in the proposed converter considering its generated output voltage level. In addition, the proposed structure operates without any voltage multiplier cells, which results in no capacitive inrush currents during the switching transitions of voltage multiplier cell. The performance of voltage and energy are compared in Fig. 24. According to Figs. 24(a) and (b), the proposed approach achieves the highest voltage gain in comparison with similar works with respect to the duty cycle and turn ratio of the coupled inductor as the main duty. From the inductive point of view, the value of normalized \( \Delta I \), in the proposed structure is the highest in Figs. 24(c) and (d). According to Figs. 24(c) and (d) and considering the fact that a normalized form has been chosen for comparison, it can be inferred that (i) the proposed converter utilizes the lowest-size inductor in its input in a certain \( V_i \), \( \Delta I \), and \( f_s \), (ii) the amount of power density in the proposed DC-DC converter is the highest, and (iii) the proposed converter is applicable in renewable energy applications due to its features. In order to provide a comprehensive evaluation, a cost function (\( CF \)) is defined as follows:

\[ CF = +x_1 M - x_2 \Delta I\_L - x_3 \Delta \hat{I}\_L - x_4 \sum \hat{V}\_S - x_5 \sum \hat{V}\_D - x_6 \sum \hat{V}_\text{MC} \]  
(34)

where, \( M \), \( \Delta I_L \), \( \Delta \hat{I}_L \), \( \sum \hat{V}_S \) and \( \sum \hat{V}_D \) are the normalized voltage gain, input current ripple, input energy, and accumulative switch and diode voltage stresses, respectively. \( \hat{N}_S \), \( \hat{N}_D \), \( \hat{N}_L \), \( \hat{N}_C \) and \( \hat{N}_\text{MC} \) are the normalized number of utilized switches, diodes, inductors, capacitors and operational modes, respectively, in each converter. Note that, each aforementioned factor is normalized with the highest value of that parameter among converters, which leads them to the values of “\( \leq 1 \)”. Furthermore, \( V_{MC} \) is equal to “\( \sim 1 \)” or “\( \sim 0 \)” for the converters with or without voltage multiplier cells, and \( x_i \) are the weight coefficients which are assumed as \( x_i = 1 \) in this paper. In (34), the features and drawbacks are presented with “+” and “−” signs, respectively. According to the definitions, higher \( CF \) results in better converter characteristics from the generalized point of view, which is assessed in Fig. 24(e). Based on the highest \( CF \) value of the proposed converter in Fig. 24(e), it can be deduced that the proposed converter expresses notable promising advantages with an economical, high power density, ultra-high voltage gain, low-volume, uncomplicatedly-controlled, and efficient topology.

![Fig. 22. Real (non-ideal) model of the components of the proposed converter.](image)

**V. DESIGN PROCEDURE OF PASSIVE COMPONENTS**

The design of the passive circuit elements of the proposed converter can be accomplished using the equations (29)-(33) as follows:

\[ L_s = \frac{D V_i}{f_s \Delta I_{Ls} (1 - D)} \]

\[ C = \frac{D V_o}{f_s R \Delta V_{C1} (1 - D)} \]

\[ C_{s2} = \frac{V_o}{f_s R \Delta V_{C2} (1 - D)} \]

\[ C_{a3} = \frac{D V_o}{f_s R \Delta V_{C3} a} \]

**VI. COMPARISONS**

The converter design cannot fulfill all goals and may have some weak points, as well as realizing the power points. In this section, a comparison is made in the design and performance metrics corresponding to the proposed approach against other step-up DC-DC structures, which are based on the coupled inductor and have recently been introduced. A numerical comparison is made available in Table II with respect to the number of components (\#S, \#D, \#L/CI and \#C) and VMC utilization. According to Table II, topologies in [10], [23], [24], [30], [31] and the proposed structure possess the least achievable number of switches. Less switch yields less number of gate drivers, which also reduces the cost. Besides, in the proposed structure, a reasonable number of semiconductors have been employed, considering the utilization of three output terminals to harvest all passive components’ energy. The presented structures in [16], [18], and [20] have the highest number of passive elements, leading to higher weight and size of the converter.

**TABLE II. General Comparison of the Proposed Converter with Other Newly-introduced Converters based on Coupled Inductors. (Pro: Proposed)**

<table>
<thead>
<tr>
<th>Ref.</th>
<th>#S</th>
<th>#D</th>
<th>#L/CI</th>
<th>#C</th>
<th>#VMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>[18]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[19]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>×</td>
</tr>
<tr>
<td>[20]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[23]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>∨</td>
</tr>
<tr>
<td>[24]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[26]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[27]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[30]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[31]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
</tbody>
</table>

Ref. [10] [11] [12] [13] [14] [15] [16] [17]

<table>
<thead>
<tr>
<th>Ref.</th>
<th>#S</th>
<th>#D</th>
<th>#L/CI</th>
<th>#C</th>
<th>#VMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>[18]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[19]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>∨</td>
</tr>
<tr>
<td>[20]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[23]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[24]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[26]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[27]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[30]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[31]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
</tbody>
</table>

Ref. [18] [19] [20] [23] [24] [26] [27] [30] [31]

<table>
<thead>
<tr>
<th>Ref.</th>
<th>#S</th>
<th>#D</th>
<th>#L/CI</th>
<th>#C</th>
<th>#VMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>[18]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[19]</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>∨</td>
</tr>
<tr>
<td>[20]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[23]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[24]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[26]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[27]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[30]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
<tr>
<td>[31]</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>∨</td>
</tr>
</tbody>
</table>

Ref. [18] [19] [20] [23] [24] [26] [27] [30] [31]
approximate voltage stresses of $V_S \approx 150V$, $V_{DI} \approx 60V$, $V_{DO} \approx 90V$, $V_{DO} \approx 120V$, $V_{DS} \approx 360V$, $V_{DS} \approx 240V$ and $V_{DK} \approx 150V$ are observed, validating (10)-(13), respectively. The proposed converter expresses low-voltage spikes during the switching transitions. Hence, the proposed structure is a good choice in the applications where high voltage and high frequency are required. Figs. 25(j)-(l) demonstrate the voltages across $C_1$, $C_{o1}$, $C_{o2}$, and $C_3$, where the experimental results of $V_{C}=58V$, $V_{Col}=70V$, $V_{Col}=140V$ and $V_{Col}=147V$ nearly realize $V_{C}=60V$, $V_{Col}=72V$, $V_{Col}=144V$ and $V_{Col}=150V$ as the theoretical results. As depicted in Fig. 15, the converter’s operation point is located in the desired $\Delta V_L$ reduction region that satisfies Fig. 14(b). The discontinuous conduction mode is also applied to the prototype, and $V_L$ is demonstrated in Fig. 25(m), which validates the theoretical analytics in Fig. 19. Finally, the load step change effect on the output voltage is evaluated in Fig. 25(n), where the load value is increased. Eventually, the converter prototype and the efficiency plots comparison are provided in Fig. 26, which verifies the acceptable efficiency of the proposed topology.
A state-of-the-art high step-up DC-DC converter has been proposed in this study. The proposed structure has been analyzed and validated via a 600 W experimental prototype. It has several key characteristics, including (i) employing different inductive and capacitive methods to transfer the input power and harvested magnetic energy to the output load, (ii) achieving a high voltage gain with lower turns ratio in the coupled inductor, and (iii) utilizing a simple PWM control with an extensive duty cycle range. The major properties of the proposed approach were thoroughly investigated and numerically compared with those of the state-of-the-art architectures. Detailed design discussion is provided to achieve the desired operational region regarding the semiconductors' voltage stress reduction, power density improvement, and ripple reduction in the input current and output voltage to make them smoother. A 600 W prototype has also been provided to validate the theoretical analyses. The experimental results confirm the voltage gain of 14.8 and an appropriate efficiency range of 94.7\% - 95.8\%.

**REFERENCES**


Hadi Tarzamni (S’18) was born in Tabriz, Iran, in 1992. He received the B.Sc. and M.Sc. degrees with first class honors in power electrical engineering from the Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran, in 2014 and 2016, respectively. He is currently working toward the Ph.D. degree in power electronics engineering at the Department of Electrical Engineering, Sharif University of Technology, Tehran, Iran. He has authored and coauthored more than 20 journal and conference papers. He also holds 6 patents in the area of power electronics. He is the recipient of best paper award in 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC) in 2019. Since Jan. 2021, he has been a visiting researcher at the Department of Electrical Engineering and Automation, Aalto University, Finland. His research interests include power electronic converters analysis and design, DC-DC converters, soft-switching and resonant converters, and reliability analysis.

Mehran Sabahi was born in Tabriz, Iran, in 1968. He received the B.S. degree in electronic engineering from the University of Tabriz, Tabriz, in 1991, the M.S. degree in electrical engineering from Tehran University, Tehran, Iran, in 1994, and the Ph.D. degree in electrical engineering from the University of Tabriz, in 2009. In 2009, he joined the Faculty of Electrical and Computer Engineering, University of Tabriz, where he has been an Associate Professor since 2014. His current research interests include power electronic converters and renewable energy systems.

Saeed Rahimpour was born in Zanjan, Iran in 1991. He received the B.S. Degree in electrical engineering, from Zanjan University, Zanjan, Iran in 2014, and the M.S. Degree in electrical engineering, power electronics and electrical machines from Guilan University, Rasht, Iran in 2017. He is currently conducting research in the field of power electronics and his current research interests include grid-connected Inverters, reliability of power converters, energy routers, and multilevel converters.

Matti Lehtonen received the M.S. and Licentiate degrees in electrical engineering from Aalto University, Espoo, Finland, in 1984 and 1989, respectively, and the D.Sc. degree from the Tampere University of Technology, Tampere, Finland, in 1992. Since 1999, he has been with the School of Electrical Engineering, Aalto University, where he is currently a Professor of IT applications in power systems. His main research interests include earth fault problems, and harmonic-related issues and applications of information technology in distribution automation and distributed energy management.

Payman Dehghanian (M’17, SM’20) is an Assistant Professor at the Department of Electrical and Computer Engineering in the George Washington University, Washington, D.C., USA. He received the B.Sc., M.Sc., and Ph.D. degrees all in Electrical Engineering respectively from University of Tehran, Tehran, Iran, in 2009, Sharif University of Technology, Tehran, Iran, in 2011, and Texas A&M University, Texas, USA in 2017. His research interests include electric power systems engineering, reliability and resiliency modeling and assessment, sensor-driven analytics in energy networks, power system protection and control, asset management, and smart electricity grid applications. Dr. Dehghanian is a Senior Member of the IEEE. He is the recipient of the 2013 IEEE Iran Section Best M.Sc. Thesis Award in Electrical Engineering, the 2014 and 2015 IEEE Region 5 Outstanding Professional Achievement Awards, and the 2015 IEEE-HKN Outstanding Young Professional Award.