Pirsto, Ville; Kukkola, Jarno; Rahman, F M Mahafugur; Hinkkanen, Marko

Weak-grid tolerant positive- and negative-sequence current control of voltage-source converters

Published in:
Proceedings of 2021 IEEE PES Innovative Smart Grid Technologies Europe

DOI:
10.1109/ISGTEurope52324.2021.9639988

Published: 01/01/2021

Document Version
Peer reviewed version

Please cite the original version:
Weak-Grid Tolerant Positive- and Negative-Sequence Current Control of Voltage-SourceConverters

Ville Pirsto, Jarno Kukkola, F. M. Mahafugur Rahman, and Marko Hinkkanen
Department of Electrical Engineering and Automation
Aalto University, Espoo, Finland
Email: ville.pirsto@aalto.fi

Abstract—This paper deals with positive- and negative-sequence current control of voltage-source converters. An enhanced weak-grid tolerant state-feedback controller design based on direct pole placement approach is proposed. The controller is synthesized from a body of literature on multi-frequency current control of grid converters. The resulting design yields consistent dynamic performance for varying grid strengths, and remains stable even under very weak grids. Due to the explicit parameterization of the pole locations, complex optimization methods often associated with robust control designs are avoided, which simplifies the controller design process.

Index Terms—Current control, grid converter, negative-sequence, state-feedback control, weak grid

I. INTRODUCTION

The ongoing clean energy revolution drives the proliferation of renewable energy sources in the electric grid. Consequently, an increasing share of generated power is processed through power-electronic converters that act as an interface between the renewable energy sources and the grid. Due to the uncertain and time-varying nature of the grid impedance, the interfacing converters should be designed robust to variations in the grid impedance. Furthermore, as the share of power production through grid converters increases, demand for additional auxiliary services provided by them, e.g., grid fault support, grows. In recent standards, e.g., [1], features such as positive- and negative-sequence reactive current support is required from grid converters under fault conditions.

Several different control strategies for multi-frequency current control, which the positive- and negative-sequence current control is a special case of, have been proposed recently [2]–[18]. An interesting subset of these controllers are those based on the state-feedback design, which has been proven effective and flexible for control of grid converters [4]–[18]. The designs of such controllers can be roughly divided into direct [4]–[6] and indirect [7]–[18] pole placement approaches.

In the direct pole placement approaches [4]–[6], the closed-loop poles are explicitly parameterized, and the state-feedback gains are computed based on the desired locations. In [4], the design is based on setting the real parts of the poles equal while leaving the imaginary parts unmodified. The value of the real part is determined so as to retain stability under predefined parameter variations in the filter and grid inductances. While this approach is simple as the pole placement is determined by a single parameter, the design is based on relatively mild variations in the inductance value, and the performance of the system is not comprehensively analyzed. In [5], a positive- and negative-sequence current control design is presented based on a disturbance observer, and an equivalent integrator-based approach is shown in [6]. These designs focus on the aspect of dynamic performance under nominal conditions, with emphasis on the reference tracking. The resulting designs are shown to tolerate only moderate variations in the grid inductance [5].

In the indirect pole placement approaches [7]–[18], the closed-loop poles are placed indirectly by choosing the state-feedback gains through optimization. Various optimization methods for computing the state-feedback gains have been proposed, e.g., linear quadratic regulator (LQR) design [7]–[11], linear matrix inequality (LMI) optimization [12], [13], combination of LQR and LMI [14], combination of a genetic algorithm (GA) and LMI [15], particle swarm optimization [16], $H_{\infty}$ design [17], and steady-state Kalman filter design [18]. By examining the collection of pole maps produced by these methods, a clear trend can be observed. The closed-loop poles, excluding any resonant poles in the controlled system and the computational delay pole, tend to be located near their open-loop locations in the majority of the designs.

Conventionally, maintaining the closed-loop poles adjacent to their open-loop locations has been considered as a good design approach, since this maintains the state-feedback gains and, consequently, the control effort low [19]. Furthermore, low values of control gains are tied to enhanced system robustness to parameter variations [20]. On the flipside, when majority of the poles are near the unit circle, the dynamic performance tends to be severely hindered as compared to, e.g., the designs based on direct pole placement approach [4]–[6]. Consequently, there is a trade-off between robustness to parameter variations and dynamic performance [19], [20].

Motivated by the glaring similarities between the different indirect pole placement approaches for multi-frequency current controllers, this paper proposes an enhanced direct pole placement design for positive- and negative-sequence current control of grid converters. The design is synthesized from the existing body of literature on multi-frequency current control. Assuming a dominantly inductive grid impedance, the goal
of the design is to achieve high tolerance to grid inductance variations, resulting in stable operation even under short-circuit ratio (SCR) of unity, while avoiding the complex optimization routines typically associated with robust control designs. The results are validated experimentally with a 12.5-kVA grid converter.

II. PRELIMINARIES

Fig. 1(a) shows a three-phase grid converter system connected through an L filter to an electric grid modeled as a dominantly inductive impedance $Z_g(s)$ and an ideal voltage source $e_g$. The system is analyzed using space vectors in synchronous coordinates, e.g., the current is $i_c = i_{c\theta} + j i_{c\phi}$. Signals in stationary coordinates are denoted with superscript s, e.g., the converter voltage is $u_c^s = u_{c\theta} + j u_{c\phi}$.

A. System Model

In the control design stage, the resistive losses are omitted, i.e., the filter resistance is considered to be zero. Consequently, the continuous-time model of the L filter in synchronous coordinates rotating at the angular frequency $\omega_g$ is given by

$$\frac{d}{dt}i_c = -j \omega_g i_c + \frac{1}{L_i} u_c - \frac{1}{L_f} u_g$$

where $u_c$ is the voltage at the point of common coupling (PCC) and $L_f$ is the filter inductance. Assuming that the pulse-width modulator (PWM) is modeled as a zero-order hold (ZOH) in stationary coordinates and that the currents are sampled in synchronism with the PWM, the hold-equivalent model of the system (1) can be written as

$$i_c(k+1) = \phi i_c(k) + \gamma u_c(k) - \gamma u_g(k)$$

where $\phi = \exp(-j \omega_g T_s)$, $\gamma = \phi T_s / L_i$, and $T_s$ is the sampling period. Due to the finiteness of computational resources available in practical control hardware, a computational delay of one sample is incurred in the control system, i.e.,

$$u_c(k+1) = \phi u_{c,ref}(k)$$

where $\phi$ is a phase angle shift due to the delay. The SCR of the system is defined as

$$\text{SCR} = \frac{L_b}{L_f + L_g}$$

where $L_b$ is the base value of the inductance and $L_g$ is the grid inductance. $L_b$ is obtained from the base impedance $Z_b$ and the nominal angular frequency $\omega_g$ as $L_b = Z_b / \omega_g$.

B. Positive- and Negative-Sequence Current Control

A block diagram of the positive- and negative-sequence state-feedback current controller presented in [6] is shown in Fig. 1(b). In the figure, $i_{c,ref}^+$ and $i_{c,ref}^-$ are the positive- and negative-sequence current references, respectively. In accordance with the figure, the control law can be written as

$$u_{c,ref}(k) = k_i c_{i,ref}^+(k) + k_i c_{i,ref}^-(k) + k_i x_i^+(k) + k_i x_i^-(k)$$

where $k_i^+$ and $k_i^-$ are the reference feedforward gains, $k_i^+$ and $k_i^-$ are the integral gains, and $k_1$ and $k_2$ are the state-feedback gains. The integral states $x_i^+$ and $x_i^-$ for positive- and negative-sequences, respectively, are defined as [6]

$$x_i^+(k+1) = x_i^+(k) + i_{c,ref}^+(k) + k_i x_i^+(k) - i_k(k)$$

$$x_i^-(k+1) = \varphi x_i^-(k) + i_{c,ref}^-(k) + k_i x_i^-(k) - i_k(k)$$

where $\varphi = \exp(-j 2 \omega_g T_s)$ and $k_i^+$ and $k_i^-$ are the reference decoupling gains. While these decoupling gains are atypical, their inclusion is justified, since they can be used to decouple the positive- and negative-sequence reference-tracking dynamics, resulting in performance equivalent to a disturbance-observer-based implementation [6]. In general, the integral states are used to eliminate the steady-state reference-tracking error of the positive- and negative-sequence currents that correspond to the dc and $-2\omega_g$ frequency components in synchronous coordinates, respectively [21]. In the analysis, the possibility of actuator saturation, which tends to result in integral wind-up, is omitted. However, a realizable-reference anti-windup is implemented for both integrators in the experiments [22].
Remark 1: Several of the well-established harmonic compensators can be obtained as special cases of (6) and (7). For example, the reduced-order generalized integrators (ROGIs) [23] can be realized by selecting $k_1^i = k_3^i = 0$. In addition, the classical resonator [4] can be realized by selecting $k_1^i = k_1^c$ and $k_2^i = k_2^c = 0$.

III. SYNTHESIZED DIRECT POLE PLACEMENT

The system presented in the previous section is of fourth order, i.e., there are four poles. These poles can be extracted, e.g., by formulating a state-space model of (2), (3), (6), and (7), and computing the eigenvalues of the resulting system matrix. The open-loop poles are obtained as

\[ p_{1o} = 0 \quad p_{2o} = \exp(-j\omega_s T_s) \]
\[ p_{3o} = 1 \quad p_{4o} = \exp(-2j\omega_s T_s). \]  

The pole $p_{1o}$ originates from the computational delay (3), the pole $p_{2o}$ from the $L$ filter (2), and the poles $p_{3o}$ and $p_{4o}$ from the integrators (6) and (7), respectively. The closed-loop system, which is obtained by applying the control law (5) on the open-loop system, can be written as

\[ i_c(z) = G_{cl}^+(z)i_{c,ref}(z) + G_{cl}^-(z)i_{c,ref}(z) - Y_{cl}(z)u_g(z) \]  

(9)

where $G_{cl}^+(z)$ and $G_{cl}^-(z)$ are the reference-tracking transfer functions and $Y_{cl}(z)$ is the output admittance from the PCC voltage $u_g$, which considered as a disturbance. The application of the control law alters the locations of open-loop poles (8) based on the choice of the gains $k_1^i, k_1^c, k_2^i$, and $k_2^c$. Consequently, the characteristic polynomial of the closed-loop system can be written as

\[ D(z) = (z - p_{1c})(z - p_{2c})(z - p_{3c})(z - p_{4c}) \]  

(10)

where $p_{1c,2c,3c,4c}$ are the closed-loop pole locations. The reference-tracking transfer functions $G_{cl}^+(z)$ and $G_{cl}^-(z)$ can be written as

\[ G_{cl}^+(z) = \frac{i_c(z)}{i_{c,ref}(z)} = \frac{\phi\gamma k_1^i (z - z_1^+)(z - z_2^+)}{D(z)} \]  

(11)

\[ G_{cl}^-(z) = \frac{i_c(z)}{i_{c,ref}(z)} = \frac{\phi\gamma k_1^c (z - z_1^-)(z - z_2^-)}{D(z)} \]  

(12)

respsectively, where $z_{1,2}^+/-$ are the reference-tracking zeros. The locations of the zeros in (11) depend on the gains $k_1^i$ and $k_1^c$. Analogously, the locations of the zeros in (12) depend on the gains $k_1^c$ and $k_2^c$. Closed-form equations for these gains as functions of the desired zero locations are given in [6]. The output admittance of the system can be written as

\[ Y_{cl}(z) = \frac{i_c(z)}{u_g(z)} = \frac{\phi\gamma(z - z_3)(z - 1)(z - \varphi)}{D(z)} \]  

(13)

where $z_3$ is a sampling zero originating from the discretization of the $L$ filter [20]. The two other static zeros originate from the integrators, and they locate identically to the open-loop integrator poles $p_{3o}$ and $p_{4o}$.

In the following, the proposed direct pole placement design is presented, starting with the design of reference tracking, followed by the design of disturbance rejection. Since the evaluation of system robustness to grid inductance variations is not possible until all the poles have been selected, an initial pole parameterization is formulated first. Subsequently, it is shown that a large set of parameter values for the pole parameterization results in a robust design.

A. Reference Tracking

Since the two zeros in the reference-tracking transfer functions (11) and (12) can be placed freely, two pole-zero cancellations can be achieved. Consequently, the reference-tracking dynamics under nominal conditions depend only on the two remaining poles. In the following, the reference-tracking zeros $z_1^+/-$ and $z_2^+/-$ are assumed to be placed on the poles $p_{3c}$ and $p_{4c}$. This results in reference-tracking transfer functions

\[ G_{cl}^{+/-}(z) = \frac{\phi\gamma k_1^{+/-}}{(z - p_{1c})(z - p_{2c})}. \]  

(14)

The task is then to define the remaining closed-loop poles $p_{1c}$ and $p_{2c}$ to completely determine the reference-tracking dynamics. The approach taken below is based on [5], [6]. However, similar results can also be found in the indirect parameterizations results [13], [15], [17].

Contrary to the other open-loop poles that locate on the unit circle, the pole $p_{1o}$ is located in the origin of the complex $z$-plane. The origin is a special point, since no point from the complex $s$-plane maps to it through the mapping $z = \exp(-sT_s)$ that links the continuous- and discrete-time complex planes [21]. In fact, the dynamic mode corresponding to the pole in the origin has the minimum settling time in the discrete-time domain [20]. Since this pole does not impose limitations on the bandwidth of the closed-loop system, it is initially left in its open-loop location, i.e.,

\[ p_{1c} = p_{1o}. \]  

(15)

As a consequence of this choice, the pole $p_{2c}$ then sets the bandwidth of reference tracking. Unless the pole is placed on the real axis, the reference-tracking dynamics will be oscillatory in nature [21], as non-zero imaginary parts in poles translate into oscillatory transients. As such transients are not desirable due to overshoots, the location of $p_{2c}$ is constrained to the real axis, i.e.,

\[ p_{2c} = \exp(-\alpha c T_s) \]  

(16)

where $\alpha c$ defines the reference-tracking bandwidth.

The resulting reference-tracking dynamics are approximately of first-order under nominal conditions, and the rise time of the system with bandwidth $\alpha c$ is defined as $t_r = 2.2/\alpha c$. The two other poles that largely determine the robustness of the system to grid inductance variations, are determined in the next section.

B. Disturbance Rejection

Under nominal conditions, the poles $p_{3c}$ and $p_{4c}$ do not affect the reference-tracking dynamics. Therefore, they can be used to shape the output admittance (13) of the system, which
determines the system response to grid-voltage disturbances. In the indirect pole placement approaches [7]–[18], the corresponding poles tend to be located near the unit circle, close to the open-loop locations of the integrator poles.

By examining the loop gain of the system, it can be shown that as the grid inductance increases, the closed-loop poles traverse towards their open-loop locations. This happens because as the grid inductance increases, the gain of the system decreases. Consequently, the effectiveness of the constant-gain feedback decreases. Since the locus of a pole adjacent to its open-loop location behaves analogously to the electric field of a dipole [24], the length of the locus is typically in proportion to the distance between the pole and its open-loop location, i.e., short. Consequently, the movements of the pole tend to be minor for variations in the grid inductance. Placing a pole near one of the open-loop poles at the unit circle causes a partial pole-zero cancellation in the output admittance (13), which effectively reduces the disturbance rejection capability around the frequencies of the partially canceled zero. In the interest of maintaining good disturbance rejection for frequencies around the fundamental frequency, pole placement near the open-loop negative-sequence integrator pole is considered. To provide additional flexibility, a radial projection approach is adopted [21]. The pole $P_{i\epsilon}$ is given by

$$P_{i\epsilon} = \exp[-(\zeta + j \sqrt{1 - \zeta^2})2\omega_k T_s]$$

(17)

where $\zeta$ is the damping ratio of the pole. Radial projection allows for adjusting the real part of the pole while maintaining a constant natural frequency of $-2\omega_k$. The pole $P_{i\epsilon}$ on the other hand, is given by

$$P_{i\epsilon} = \exp(-\beta_cT_s)$$

(18)

where $\beta_c$ is a tuning parameter. This choice is based on preserving the dynamic performance of the system, e.g., in recovering from grid-voltage disturbances, while still meeting the requirement of stability for grid inductance values corresponding to the SCR of unity.

Remark 2: as shown in [25], the introduction of additional outer loop controllers can have an adverse effect on the stability of the system. These issues can potentially be alleviated through reduction of $\beta_c$, but this analysis is a topic for future research.

Remark 3: While the filter is assumed purely inductive above, the findings are equally applicable to systems equipped with $LCL$ filters instead of an $L$ filter. The additional resonant poles of the $LCL$ filter could be placed, e.g., by using the radial projection technique [cf. (17)].

IV. RESULTS

In the following section, the base values are selected as the nominal values of a 12.5-kVA 50-Hz grid converter system with $i_n = \sqrt{2} \cdot 18$ A and $u_n = \sqrt{2/3} \cdot 400$ V. Consequently, the base impedance becomes $Z_b = 12.6$ $\Omega$. The filter inductance is $L_f = 5$ mH (0.12 p.u.) and a switching frequency of $f_{sw} = 4$ kHz is used. The sampling frequency is $f_s = 2f_{sw} = 8$ kHz. The bandwidth of the phase-locked loop (PLL) is set to 2 Hz.

Fig. 2 shows a map of the grid inductance values for which the system turns unstable, shown as a function of the design parameters $\zeta$ and $\beta_c$. In the figure, $\alpha_c = 8$ p.u. The blue cross depicts the example tuning with $\beta_c = 4\alpha_c$ and $\zeta = 0.15$ used in the results section.

Fig. 3 shows the pole map of the two reference designs based on the indirect approach in [8] (top) and the direct approach in [5] (middle), respectively, and of the proposed design (bottom). In the proposed pole placement, the parameter values are selected as $\zeta = 0.15$ and $\beta_c = 4\alpha_c$. Nominal pole locations are marked in black, with star symbol referring to a double pole.

In [25], the introduction of additional outer loop controllers can have an adverse effect on the stability of the system. These issues can potentially be alleviated through reduction of $\beta_c$, but this analysis is a topic for future research.
pole placement design presented in [8] that extends on the work in [26]. For the direct design, the bandwidth of the dominant pole is selected as $\alpha_c = 8$ p.u. to obtain identical reference-tracking characteristics under nominal conditions. For the indirect design based on LQR, the weights are selected as $Q = \text{diag}[35, 0, 30, 15]$ and $R = 1$. Fig. 3 shows the pole maps for these three designs for grid inductance values ranging from 0 p.u. to 1 p.u. The direct design [5] becomes unstable already for grid inductance of 0.27 p.u., whereas the proposed and the indirect design [8] remain stable for the range of examined grid inductances.

Fig. 4. Experimental results under nominal conditions ($L_g = 0$, SCR = 8) of the proposed design, a reference direct design [5], and a reference indirect design [8]. (a) Positive-sequence reference tracking (b) Negative-sequence reference tracking (c) Symmetric grid-voltage dip of 0.5 p.u. (d) Asymmetric grid-voltage dip corresponding to a single line-to-ground fault behind a transformer.

Fig. 5. Experimental results under weak grid conditions ($L_g = 0.92$ p.u., SCR = 0.96) of the proposed design and a reference indirect design [8]. (a) Positive-sequence reference tracking (b) Negative-sequence reference tracking (c) Symmetric grid-voltage dip of 0.5 p.u. (d) Asymmetric grid-voltage dip corresponding to a single line-to-ground fault behind a transformer.
To demonstrate the performance of the proposed pole placement design, a set of experiments are presented in Figs. 4 and 5 for grid inductance values of 0 p.u. (SCR = 8) and 0.92 p.u. (SCR = 0.96), respectively. The direct design [5] is omitted from Fig. 5, since it is unstable. Both figures comprise positive- and negative-sequence reference tracking in subfigures (a) and (b), respectively, and both symmetric and asymmetric grid-voltage dip in subfigures (c) and (d), respectively. While the reference-tracking performance of all designs can be observed comparable under nominal conditions, the proposed design has better dynamic performance under weak grid, cf. Figs 5(a) and 5(b), as compared to the indirect design [8]. The responses to symmetric and asymmetric grid-voltage dips are also comparable under nominal conditions. Furthermore, complete cancellation of the negative-sequence disturbance in the current is achieved irrespective of the grid inductance. However, a slowly oscillating mode with low amplitude can be observed in the response of the proposed design to an asymmetric grid dip. This mode is caused by the partial pole-zero cancellation of the negative-sequence integrator pole in the output admittance, and its characteristics depend on the choice of the damping ratio ζ. Under weak grid conditions, the proposed design exhibits better symmetric and asymmetric disturbance rejection as compared to the indirect design [8].

V. CONCLUSION

This paper presented an enhanced direct pole placement design for positive- and negative-sequence current control of grid converters. The pole placement design was synthesized from the existing body of literature on multi-frequency current control. The resulting design is robust to grid inductance variations and achieves comparable dynamic performance relative to existing state-of-the-art pole placement designs under nominal strong grid conditions. Furthermore, the proposed design is simpler than the existing robust pole placement designs, while providing good dynamic performance under weak grid conditions.

REFERENCES


