Saleem, Ali Raza; Stadius, Kari; Hannula, Jari Matti; Lehtovuori, Anu; Kosunen, Marko; Viikari, Ville; Ryynanen, Jussi

A Transmitter IC with Supply Tuning for Frequency-Reconfigurable Antenna Cluster

Published in:
2021 IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2021 - Proceedings

DOI:
10.1109/MWSCAS47672.2021.9531870

Published: 09/08/2021

Document Version
Peer reviewed version

Please cite the original version:
A Transmitter IC with Supply Tuning for Frequency-Reconfigurable Antenna Cluster

Ali Raza Saleem, Kari Stadius, Jari-Matti Hannula, Anu Lehtovuori, Marko Kosunen, Ville Viikari, Jussi Ryynänen
Aalto University, Finland
ali.saleem@aalto.fi

Abstract — Active reconfiguring of the frequency response of an antenna cluster was recently demonstrated involving an integrated transmitter and antenna cluster. The tuning method solely relies on scaling the antenna cluster feed amplitudes and phases, and entirely eliminates the typically required on-chip or off-chip matching networks. This work now advances the prior art by demonstrating and presenting improved solutions for on-chip amplitude and phase scaling blocks. In this paper, we present an optimization for phase resolution, resulting in 5 bit phase tuning architecture. Furthermore, we present an analysis of amplitude tuning on the efficiency and impedance variation for antenna cluster feeds. Two different amplitude scaling alternatives are considered: formerly studied switched capacitor power amplifier (SCPA) topology and a new low-dropout-regulator (LDO) based supply scaling of the class-D power amplifier. The designs are simulated in a 28-nm bulk CMOS technology at 1.5 GHz and 5 GHz respectively. The simulation results indicate that the LDO-based supply tuning method is superior to SCPA in terms of variation on efficiency and output impedance over the amplitude tuning code. The proposed circuit provides 15 dB amplitude tuning range with a 54 Ω impedance interface and 48% drain efficiency at 1.5 GHz whereas it provides an impedance interface of 84 Ω with 23% drain efficiency at 5 GHz.

I. INTRODUCTION

Next generation wireless devices are heading for higher data rates and multiband communication. Recently, a frequency tunable antenna concept known as antenna cluster tuning was proposed [1], which enables agile frequency-reconfigurable operation of the antenna. The method eliminates the need of traditional on-chip/off-chip matching components. Though it may resemble beamforming techniques, it alters only the frequency response of the antenna rather than steering the beam or adjusting the polarization. Antenna cluster tuning concept was verified with transmission line based power dividers and phase shifters at two frequencies 2 GHz and 4.3 GHz [3], whereas a radio frequency integrated transmitter circuit (RFIC) demonstration [2] provides robust tuning across a wide band as illustrated in Fig. 1. Although the on-chip amplitude and phase scaling circuits provide sufficient amplitude and phase tuning range in order to tune the antenna cluster, the RFIC outputs suffer from the phenomenon that the optimal load impedance depends on the output amplitude level[2],[4]. This affects the output power and efficiency of the driving stage. In this paper, we are addressing the aforementioned issues with suitable solutions resulting in optimized phase tuning architecture along with the analysis on amplitude tuning for improved efficiency and optimal impedance at the antenna cluster feeds. Section II presents the system level diagram of the integrated transmitter circuit, and the subsections describe the optimized designs for phase- and amplitude tuning blocks. Two different alternatives are examined for amplitude scaling with main focus on reducing the impedance variation at the antenna cluster feeds. Section III discusses the simulation results of two alternative methods, and shows that the proposed method outperforms the prior approach. Finally, the conclusions are given in Section IV along with further directions.

II. TRANSMITTER ARCHITECTURE

The transmitter architecture consists of k tuning branches for associated k element antenna cluster and an input buffer.
Fig. 2. Block diagram of the integrated transmitter circuit with k-tuning stages driving a k-element antenna cluster. In this case \((k = 4)\), the input signal \(v(t)\) is fed to each tuning branch consisting of the phase tuning block \(\varphi_k\) with \(DL = 5\)-bit resolution, followed by an amplitude tuning block \(PA_k\) of resolution \(m_k = 4\) respectively. The amplitude scaling is demonstrated with two alternative solutions: the switched capacitor power amplifier (SCPA) and a low dropout regulator based supply scaling of the class-D power amplifier.

A. Delay tuning block

The CMOS delay lines have been recently emerged and can be utilized for delay tuning capabilities [5]. Here, the delay tuning block \(\varphi_k\) consists of a tapped delay line and a multiplexer as an auxiliary block as shown in Fig. 2. The required phase tuning block delay range is now 405 ps (previously 860 ps) based on the requirements mentioned in Table 1. This enables us to downsize the design to delay resolution of \(DL = 5\) -bit (previously 6-bit) as illustrated in Fig. 3 (a). The criterion for the reduction is based on selection of the dominant feeds whose phase accuracy matters the most for antenna cluster tuning.

Regarding improvements, the delay line is divided into four subsections and each subsection incorporates an enable control \(EN < 0 : 3 >\). Based on the phase scaling code \(DL < 0 : 4 >\), the switch control \(EN < 0 : 3 >\) first select respective delay sections, and afterwards the multiplexer branch is selected with additional control \(SW < 0 : 6 >\).

Table 1. Relative weighted amplitudes (dB) and delay specifications (ps)

<table>
<thead>
<tr>
<th>Freq. (GHz)</th>
<th>(a_1)</th>
<th>(a_2)</th>
<th>(a_3)</th>
<th>(a_4)</th>
<th>(d_1)</th>
<th>(d_2)</th>
<th>(d_3)</th>
<th>(d_4)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.5</td>
<td>0</td>
<td>-28*</td>
<td>-5.3</td>
<td>-14.8</td>
<td>405</td>
<td>580*</td>
<td>297</td>
<td>338</td>
</tr>
<tr>
<td>2</td>
<td>-1.3</td>
<td>-22*</td>
<td>0</td>
<td>-6</td>
<td>256</td>
<td>27</td>
<td>135</td>
<td>175</td>
</tr>
<tr>
<td>2.5</td>
<td>-7.8</td>
<td>-16</td>
<td>0</td>
<td>-2</td>
<td>189</td>
<td>54</td>
<td>27</td>
<td>54</td>
</tr>
<tr>
<td>3</td>
<td>-15.2</td>
<td>-11.7</td>
<td>-3.1</td>
<td>0</td>
<td>459</td>
<td>391</td>
<td>324</td>
<td>337</td>
</tr>
<tr>
<td>3.5</td>
<td>-16.5</td>
<td>-9.7</td>
<td>-7.3</td>
<td>0</td>
<td>364</td>
<td>337</td>
<td>229</td>
<td>243</td>
</tr>
<tr>
<td>4</td>
<td>-10.3</td>
<td>-6.5</td>
<td>-9.3</td>
<td>0</td>
<td>310</td>
<td>310</td>
<td>175</td>
<td>175</td>
</tr>
<tr>
<td>4.5</td>
<td>-3.9</td>
<td>-3.2</td>
<td>-8.2</td>
<td>0</td>
<td>283</td>
<td>270</td>
<td>135</td>
<td>121</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>-3.3</td>
<td>-4.7</td>
<td>-3.7</td>
<td>243</td>
<td>243</td>
<td>81</td>
<td>67</td>
</tr>
</tbody>
</table>

* Feeds with smaller contribution has minor effect on the antenna cluster tuning, and these feeds can be considered in an off state.
In this way, we are able to produce 32 delayed versions $d_k$ of an RF pulse signal with a 5-bit delay line as illustrated in Fig. 3(b). The simulations are performed at the spectrum boundaries, i.e., 1.5 GHz and 5 GHz respectively. The results show that the circuit provides sufficient delay tuning range of 420 ps with 13.2 ps resolution.

B. Amplitude tuning block

The amplitude tuning block $PA_k$ has three main tasks: Firstly, it scales the amplitude of the antenna cluster feeds. Secondly, it needs to drive the antenna cluster with sufficient output power. Thirdly, the transmitter outputs must maintain a constant impedance interface so that the maximum power can be transferred to each antenna feed. Finally, it needs to abide by the constraint that the above mentioned tasks are achieved in absence of a matching network at the output of $PA_k$. In order to fulfill these targets, two techniques are studied and examined as followed in terms of performance metrics such as the required amplitude scaling range, impedance variation and efficiency of the $PA_k$ block.

1) Switched capacitor power amplifier

Switched capacitor power amplifier (SCPA) has recently stood up as an efficient digitally controlled PA topology [6]. The design choice is based on technology scaling, high efficiency and rail-to-rail signaling. It typically contains multiple switch-mode PAs in parallel, such as class-D or class-G, acting as a driving source for the output capacitor array. The capacitances driven ON/OFF are $C_{ON} = (n/N)C$ and $C_{OFF} = \left(\frac{N-n}{N}\right)C$ where $n = 1 \ldots N$ and $C$ represents the total capacitance of the array. As a result, a capacitance-ratio dependent voltage division occurs at the output node given by $V_{out(t)} = V_{DD}\left(\frac{C_{ON}}{C}\right) = V_{DD}\left(\frac{C_{ON}}{C_{ON}+C_{OFF}}\right)$. In this work ($N = 4$), a 4-bit SCPA topology with binary weighted class-D PA units $x - 8x$ has been designed as illustrated in Fig. 4(a). The fundamental output power $P_{out}$ scales depending on active PA units ($n$) which can be given by Eq. (1). This points out another important factor which is the turn-on resistance $Z_{on}$ of the PA devices, and can be expressed by $Z_{on} = 1/\left|\frac{V_G - |V_{th}|}{L}\right|$. Using a sub-micron technology with a given supply voltage $V_{DD}$ and threshold voltage $V_{th}$, the resistance $Z_{on}$ depends on the PA device size ($W$). It contains two interdependent parameters, i.e., the number of active PA units $n$ and their associated resistance $Z_{on}$. As a result, the resistance $Z_{on}$ varies with the number of active PA units $n$ or indirectly with the amplitude scaling code $m_k$. Therefore, another alternative solution is indispensable so that the $PA_k$ output can offer code independent impedance interface along with desired amplitude scaling.

$$P_{out} = \frac{2}{\pi^2} \left(\frac{n}{N}\right)^2 \left[\frac{V_{DD}^2}{R_L \left(1 + \frac{Z_{ref}}{R_L}\right)}\right]$$

(1)

2) Low dropout regulator supply scaling

Advancing our design approach based on the turn-on resistance $Z_{on}$, we have a liberty to scale the supply $V_{DD}$ of a PA for a given device size, i.e., $Z_{on} = 1/\left|\frac{kW}{L}\right| (V_{DD} - V_G - |V_{th}|)$. In order to scale the supply, the low dropout regulator (LDO) technique [2] has been presented where the LDO output scales the supply of a single switch mode PA such as class-D power amplifier. In comparison to [2], this work describes the amplitude tuning block specifications in terms of output power, efficiency and turn-on resistance of the class-D PA along with the amplitude tuning range.

Fig. 4 (b) shows the schematic of the design where the input phase tuning signal $\varphi_k$ is taken as an input to the amplitude tuning stage $PA_k$. The supply scaling feature is achieved with an LDO and digital to analog converter (DAC). The DAC resolution $m_k = 4$ is decided to generate 16 different reference voltage levels $V_{ref}$. Assuming the error amplifier (EA) gain is high, and drives a large pass device $W_{PASS}$, the LDO output voltage can be given by $V_{LDO} = (1 + R_1/R_2) V_{ref}$. This describes the supply scaling feature of the LDO and accordingly regulates the PA supply along with scaled output. Regarding output power, the PA device sizes $W$ and $N$ comes into play while acting as a switch with turn-on resistance $Z_{on} = 1/\left|\frac{kW}{L}\right| (V_{LDO} - V_G - |V_{th}|)$. Besides amplitude scaling, one can notice that the effect of $V_{LDO}$ on the output signal and $Z_{on}$. Assuming that
the $V_{LDO}$ lies in linear region, this reflects in a linearly scaled amplitude $a_k$ along with less variant $Z_{on}$ for certain device sizes ($W_P, W_N$). As a consequence, this approach enables amplitude scaling, and also provide a relatively constant impedance interface in comparison to the SCPA method where $Z_{on}$ is dependent on the amplitude scaling code $m_k$.

III. SIMULATION RESULTS AND DISCUSSION

The on-chip delay tuning and amplitude tuning blocks are designed for the 28-nm CMOS technology. The delay generation feature utilizes inverter-based buffers with delay resolution of 13.5 ps. For a 5-bit design, the delay line achieves delay range of 420 ps that is sufficient for the antenna cluster under consideration.

A 4-bit SCPA structure is simulated with supply voltage of 1.8 V and drives the capacitor array with $C_{\text{unit}} = 1 \text{pF}$. The phase tuned signal $\varphi_k$ is applied to selective PA unit with ideal 0.9 V to 1.8 V level shifter and driver. This is intentionally done in order to properly rectify the performance metrics such as SCPA efficiency and interface impedance $Z_{on}$. One notable point is that the typical bandpass matching network is excluded as required by the antenna tuning method. Regarding the low dropout regulator method, the LDO utilizes 2.5 V supply as an input where as the resistive DAC uses 0.9 V as a reference in order to generate 16 different reference voltages. With similar feedback resistors $R_1 = R_2 = 10 \text{k}\Omega$, enable us to scale the LDO output voltage $0.6 \leq V_{LDO} \leq 1.8 \text{V}$. For a fair comparison of two approaches, the amplitude scaling range and the PA device sizes are chosen to be roughly in the ball park.

It is clear that the SCPA method provides a larger amplitude range of nearly 25 dB whereas the LDO technique enables 12 to 15 dB range across the spectrum as illustrated in Fig. 5(a). Both approaches feature maximum output power of 11 to 12 dBm for each amplitude tuning block. For smaller values of $m_k$, the SCPA activates PA units with large turn-on resistances, and causes smaller PA devices to contribute towards the amplitude scaling. In fact, the impedance variation is drastic across low and high amplitude scaling codes. On contrary, the LDO method results in a region where $Z_{on}$ reaches a constant value of 54 ohm at 1.5 GHz while the 5 GHz case features an impedance of 84 ohm. The efficiency of the SCPA topology has also a scaled behaviour, while the LDO topology features nearly constant 23% to 48% efficiency, as illustrated in Fig. 5(c). Hence, this study indicates that the LDO based supply tuning enables required amplitude scaling capability with code independent impedance interface and constant drain efficiency across the spectrum.

IV. CONCLUSIONS

The transmitter IC features a wideband transmitter front end for antenna cluster tuning. The design optimization of phase tuning block results in desired functionality with 420 ps delay range and reduced power consumption. The amplitude scaling has been examined with two different alternatives, i.e., the SCPA and LDO based supply scaling method. Although, the SCPA provides large scaling range it suffers from the impedance variation phenomenon owing to amplitude scaling. In contrast, the proposed LDO based method offers sufficient amplitude range and constant impedance interface of 54 ohm to 84 ohm to the antenna cluster for majority of the codes. The proposed LDO based method provides code-independent impedance interface at the RFIC outputs, an essential feature to tune the frequency reconfigurable antenna clusters. Meanwhile, it delivers maximum output power of 8 to 12 dBm and amplitude scaling range of 13 to 15 dB with drain efficiency ranging from 23% to 48% for each antenna element across the spectrum.
REFERENCES


