



This is an electronic reprint of the original article. This reprint may differ from the original in pagination and typographic detail.

Pirsto, Ville; Kukkola, Jarno; Hinkkanen, Marko

Multifunctional cascade control of voltage-source converters equipped with an LC filter

Published in: IEEE Transactions on Industrial Electronics

DOI: 10.1109/TIE.2021.3065602

Published: 01/03/2022

Document Version Publisher's PDF, also known as Version of record

Published under the following license: CC BY

Please cite the original version:

Pirsto, V., Kukkola, J., & Hinkkanen, M. (2022). Multifunctional cascade control of voltage-source converters equipped with an LC filter. *IEEE Transactions on Industrial Electronics*, *69*(3), 2610-2620. https://doi.org/10.1109/TIE.2021.3065602

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorised user.



Multifunctional Cascade Control of Voltage-Source Converters Equipped With an *LC* Filter

Ville Pirsto[®], Jarno Kukkola[®], and Marko Hinkkanen[®], Senior Member, IEEE

Abstract—This article proposes a multifunctional cascade controller structure for voltage-source converters. The proposed structure contains a decoupling loop between the outer voltage control loop and the inner current control loop, and operation in either voltage or current control mode is possible. In voltage control mode, the current controller can be made completely transparent. In the case of faults, the proposed structure enables inherent overcurrent protection by a seamless transition from voltage to current control mode, wherein the current controller is fully operational. Seamless transitions between the control modes can also be triggered with an external signal to adapt the converter to different operating conditions. The proposed structure allows for integration of simple, accurate, and flexible overcurrent protection to state-of-the-art singleloop voltage controllers without affecting voltage control properties under normal operation. The properties of the proposed controller structure are validated experimentally on a 10-kVA converter system.

Index Terms—AC-voltage control, cascade control, current control, overcurrent protection, voltage-source converters (VSCs).

I. INTRODUCTION

T HE paradigm shift toward clean energy production has sparked a significant interest in microgrids and stand-alone converters powered by distributed renewable energy generation. Consequently, the use of voltage-source converters (VSCs) operating as ac-voltage sources is on the rise. In addition to grid applications [1]–[4], such VSCs find use in, e.g., uninterruptible power supplies [5], dynamic voltage restorers [6], and a variety of other stand-alone systems [7]–[9]. In all of the aforementioned applications, the VSC system is typically equipped with an *LC* filter.

Manuscript received October 6, 2020; revised January 19, 2021; accepted February 21, 2021. Date of publication March 17, 2021; date of current version December 6, 2021. This work was supported in part by ABB Oy, in part by Finnish Foundation for Technology Promotion, and in part by Walter Ahlström Foundation. (*Corresponding author: Ville Pirsto.*)

The authors are with the Department of Electrical Engineering and Automation, Aalto University, 02150 Espoo, Finland (e-mail: ville.pirsto@aalto.fi; jarno.kukkola@aalto.fi; marko.hinkkanen@aalto.fi).

Color versions of one or more figures in this article are available at

https://doi.org/10.1109/TIE.2021.3065602. Digital Object Identifier 10.1109/TIE.2021.3065602



Fig. 1. Simplified block diagram of (a) single-loop voltage controller (b) conventional cascade controller (c) proposed cascade controller, where the inner controller dynamics can be made either partially or completely transparent in voltage control mode when the current reference limiter is not active. VC stands for voltage controller and CC stands for current

A significant research effort has been devoted to developing ac-voltage control, henceforth referred to as voltage control, algorithms for VSCs. As a result, several different control methods have been proposed with distinct properties. Considering linear controllers, the majority of the voltage control algorithms can be roughly divided into single-loop [9]–[14] and cascade [3]–[5], [8], [15], [16] control algorithms. Nonlinear methods based on, e.g., model-predictive [17], [18] and sliding-mode [19], [20] control, have also been proposed. Whereas the single-loop controllers [cf. Fig. 1(a)] can be considered as a single entity that generates the actuator reference based on the input reference and a set of measurements, the cascaded controllers [cf. Fig. 1(b)] have a clear hierarchical structure with the outer-loop controllers providing their successor a reference signal. In this article, the cascade controller consists of an outer voltage control loop that controls the filter capacitor voltage and an inner current control

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/

controller.

loop that controls the converter current. It should be noted that the division between single-loop and cascade controllers is not explicit, as it has been shown that certain cascade controllers have an equivalent single-loop controller [21].

In general, there are certain tradeoffs in choosing between the single-loop and cascade structures. Single-loop controllers can typically achieve higher bandwidth as compared to cascade controllers with dynamics in the inner current controller. This is due to the dynamical coupling of the control loops in the aforementioned cascade controllers, which limits the achievable bandwidth of the outer control loop. In practice, the bandwidth of the outer control loop should be maintained several times lower than that of the inner current is controlled in the inner control loop, the cascade structure allows for inherent overcurrent protection through limitation of the current reference [cf. Fig. 1(b)].

In addition to a good dynamic performance and robustness to variations in the filter parameters and loads, converter overcurrent protection is an important, yet typically overlooked, aspect of the voltage controller design. The semiconductor switches in the converter have very limited tolerance for currents exceeding their maximum value due to their low thermal inertia [22]. Therefore, a fast-acting current limitation mechanism is mandatory in practice. The current limitation can either be based on the hardware [23], the software, i.e., the controller [24]-[31], or their combination [32], [33]. These mechanisms can be designed to either trip the converter or to limit its current below a threshold value while remaining operational. In general, it is more favorable to have the option for the converter to remain operational during overcurrent situations, e.g., for fault-ride through in grid applications [29] or for critical loads in stand-alone applications [31].

Most of the state-of-the-art software-based overcurrent protection schemes are based on either altering the controller structure [23], [30]–[33] or using cascade controllers with dynamic states in the inner current loop, e.g., an integrator or a resonator [25]–[29]. Altering the controller structure during operation requires careful maintenance of the dynamic states in the control loops, as improperly set dynamic states can have an adverse effect on the transient response following a change in the controller structure [34]. Furthermore, overcurrent protection schemes relying on controller alteration tend to require some fault detection mechanism [23], [24], [32], [33], which further increases the complexity of the system.

In the recently proposed high-performance single-loop voltage controllers [11]–[14], the aspect of overcurrent protection is either neglected [11], requires additional fault detection mechanism and results in tripping of the converter [12], or relies on modification of the pulsewidth modulator (PWM) reference [13], [14]. The overcurrent protection capability of these methods does not rival that of properly designed cascade controllers.

It would be of great interest to obtain a current limitation mechanism for the single-loop voltage controllers, such as [11]–[14], with the simplicity, accuracy, and flexibility enabled by the



Fig. 2. Circuit model of an *LC* filter in stationary coordinates.

cascade controller structure while retaining the original properties of these voltage controllers under normal operation. In an effort to meet this demand, this article presents a multifunctional cascade controller structure [cf. Fig. 1(c)] with the following properties.

- Operation in either voltage or current control mode without any modifications to the controller structure is possible.
- 2) The proposed structure can be used flexibly to turn the inner controller either partially or completely transparent in voltage control mode while the inner-loop reference is not limited. Consequently, the properties, e.g., dynamic performance and robustness to load variations, of the two control modes can be set independently of each other. This allows for integration of simple and accurate overcurrent protection to single-loop voltage controllers without having an effect on their original properties under normal operating conditions.
- 3) The proposed structure enables seamless transitions between the control modes. The transitions can be triggered by either saturation of the inner-loop reference or with an external signal. The possibility of transitioning between control modes at will can be useful in grid applications, where the converter may have to operate in either gridforming or grid-connected mode [2].

The properties of the proposed cascade controller structure are experimentally validated on a 10-kVA converter.

II. SYSTEM MODEL

A three-phase converter equipped with an *LC* filter and without a neutral wire is considered. Fig. 2 shows the circuit diagram of an *LC* filter in stationary coordinates (indicated by the superscript s in the signals). The converter voltage is denoted by u_c^s , the converter current by i_c^s , the capacitor voltage by u_f^s , and the load current by i_c^s . The *LC* filter in stationary coordinates is defined by the state-space model

$$\frac{d}{dt} \underbrace{\begin{bmatrix} \mathbf{i}_{c}^{s} \\ \mathbf{u}_{f}^{s} \end{bmatrix}}_{\mathbf{x}^{s}} = \underbrace{\begin{bmatrix} -\frac{R_{f}}{L_{f}} & -\frac{1}{L_{f}} \\ \frac{1}{C_{f}} & 0 \end{bmatrix}}_{\mathbf{A}} \mathbf{x}^{s} + \underbrace{\begin{bmatrix} \frac{1}{L_{f}} \\ 0 \end{bmatrix}}_{\mathbf{B}_{c}} \mathbf{u}_{c}^{s} + \underbrace{\begin{bmatrix} 0 \\ -\frac{1}{C_{f}} \end{bmatrix}}_{\mathbf{B}_{o}} \mathbf{i}_{o}^{s} \quad (1)$$

where the filter inductance and capacitance are denoted by $L_{\rm f}$ and $C_{\rm f}$, respectively. The resistance $R_{\rm f}$ models the losses in the filter inductor. The undamped angular resonance frequency of the filter is obtained as

$$\omega_{\rm r} = \frac{1}{\sqrt{C_{\rm f} L_{\rm f}}}.$$
(2)



Fig. 3. Block diagram of the proposed cascade controller structure. The controller can be divided into the following three parts: the voltage controller; decoupling, limiting, and mode selection section; and the current controller. Depending on the control mode and whether the inner-loop reference saturation is active, the controller appears differently. The state vector \mathbf{x}^{LC} is defined as $\mathbf{x}^{LC} = [\mathbf{i}_c, \mathbf{u}_f, \mathbf{u}_c]^T$, resulting in $\mathbf{C}_f = [0, 1, 0]$ and $\mathbf{C}_c = [1, 0, 0]$.

While the proposed structure is applicable to controllers in both stationary and synchronous coordinates, the system is analyzed in synchronous coordinates using complex space vectors, e.g., the capacitor voltage is $u_{\rm f} = u_{\rm fd} + ju_{\rm fg}$.

III. PROPOSED MULTIFUNCTIONAL CASCADE CONTROLLER STRUCTURE

The main contribution of this article, the proposed multifunctional cascade controller structure, is presented in this section. A block diagram of the proposed structure is shown in Fig. 3. The controller structure can be divided into the following three parts: the voltage controller; the decoupling, limiting, and mode selection section; and the current controller. These parts are further discussed in the following subsections. The structure allows for making the inner current loop either partially or completely transparent in voltage control mode when the inner-loop reference is not limited. On the other hand, when the reference is limited, the current loop takes over, and seamless transition to current control mode occurs. Consequently, the proposed structure can be used to augment single-loop voltage controllers with overcurrent protection without affecting the controller properties during normal operation, i.e., when the inner-loop controller reference is not limited. An example of this augmentation is presented in Section IV.

A. Voltage Controller

The voltage controller in Fig. 3 is defined by the singleinput single-output (SISO) transfer functions $F_{\rm u}(z)$ and $H_{\rm u}(z)$, the output vector $\mathbf{C}_{\rm f} = [0, 1, 0]$, and a multiple-input singleoutput (MISO) transfer function $\mathbf{C}_{\rm u}(z)$ with three inputs.¹ The inputs to $\mathbf{C}_{\rm f}$ and $\mathbf{C}_{\rm u}(z)$ are defined by the state vector $\mathbf{x}^{\rm LC} = [\mathbf{i}_{\rm c}, \mathbf{u}_{\rm f}, \mathbf{u}_{\rm c}]^{\rm T}$, cf. Appendix. The transfer function $F_{\rm u}(z)$ is used to eliminate the capacitor voltage error $\mathbf{u}_{\rm f,ref} - \mathbf{u}_{\rm f}$ and the transfer function $H_{\rm u}(z)$ from the load current $\mathbf{i}_{\rm o}$ can be used to include disturbance feedforward for the voltage controller, e.g., as in [14], [16], and [28], to improve disturbance rejection properties of the controller. The MISO transfer function $\mathbf{C}_{\rm u}(z)$ can be used to add active damping.

If the proposed cascade controller structure is used to augment a single-loop voltage controller with multifunctionality, the only prospective modifications imposed by the proposed structure on the single-loop voltage controller are related to the scaling of the antiwindup signals responsible for limiting the dynamic states of the controller during output saturation [35]–[37]. Moreover, proper maintenance of the dynamic states of the augmented voltage controller during externally forced current control mode allows seamless transition back to voltage control mode. Explicit guidelines related to these two aspects cannot be given, as they are specific to the structure of the augmented single-loop voltage controller. However, an example case with an integrator is given in Section IV.

¹In case of a PI-type voltage controller with proportional gain $k_{\rm p}$ and integral gain $k_{\rm i}$ as, e.g., in [29], the transfer functions become $F_{\rm u}(z) = k_{\rm p} + k_{\rm i}/(z-1)$, $H_{\rm u}(z) = 0$, and $C_{\rm u}(z) = [0, 0, 0]$.

B. Current Controller

The current controller in Fig. 3 is defined by a reference feedforward through gain k_t , a SISO transfer function $F_i(z)$, the output vector $\mathbf{C}_c = [1, 0, 0]$, and a MISO transfer function $\mathbf{C}_i(z)$ with three inputs.² As for the corresponding transfer functions of the voltage controller, the inputs to \mathbf{C}_c and $\mathbf{C}_i(z)$ are defined by the state vector $\mathbf{x}^{LC} = [\mathbf{i}_c, \mathbf{u}_f, \mathbf{u}_c]^T$. The purpose of k_t is to improve reference tracking dynamics and of $F_i(z)$ to eliminate the converter current error $\mathbf{i}_{c,ref} - \mathbf{i}_c$. The MISO transfer function $\mathbf{C}_i(z)$ can be used to add active damping and to improve disturbance rejection.

For the proposed structure to be applicable, the openloop transfer function from $i_{c,ref}$ to $u_{c,ref}$ must have a direct feedthrough term. This is equivalent to stating that the transfer function must have a relative degree of zero, i.e., the transfer function should be proper, but not strictly proper. As a consequence, the open-loop transfer function from $i_{c,ref}$ to $u_{c,ref}$ can be written as

$$\frac{\boldsymbol{u}_{\mathrm{c,ref}}(z)}{\boldsymbol{i}_{\mathrm{c,ref}}(z)} = \boldsymbol{k}_{\mathrm{t}} + F_{\mathrm{i}}(z) \tag{3}$$

where the transfer function $F_i(z)$ is strictly proper, i.e., the order of its denominator polynomial is greater than the order of its numerator polynomial. This is the sole requirement imposed by the proposed structure. As explained in what follows, the reference feedforward path through the gain k_t allows simple decoupling of the current controller dynamics determined by $F_i(z)$ and $C_i(z)$ while in voltage control mode and under linear operation, making the current controller transparent.

C. Decoupling, Limiting, and Mode Selection

The middle section in Fig. 3 together with the feedback from the dynamic states of the current controller is responsible for transforming the inner current controller completely transparent, determining the control mode, and protecting the converter from overcurrent.

1) Decoupling: In the figure, the inner current control dynamics are made completely transparent. This is realized by feeding back the inner-loop controller dynamics, determined by the transfer functions $F_i(z)$ and $C_i(z)$, to the input of the inner-loop reference limiter through a decoupling gain k_t^{-1} . The output from the voltage controller $u'_{c,ref}$ is similarly scaled by the decoupling gain. Assuming that the limiter is inactive, i.e., $i_{c,ref} = i_{c,ref}$, the equation for converter voltage reference can then be written as

$$\boldsymbol{u}_{c,ref}(k) = [\boldsymbol{k}_{t} + F_{i}(z)]\boldsymbol{i}_{c,ref}(k) - F_{i}(z)\boldsymbol{i}_{c}(k) - \mathbf{C}_{i}(z)\mathbf{x}^{LC}(k).$$
(4)

Writing the converter current reference in terms of the voltage controller output $u'_{c,ref}$ and the feedback from the dynamic states

of the current controller, one obtains

$$\boldsymbol{i}_{c,ref}(k) = \frac{\boldsymbol{u}_{c,ref}'(k) + F_{i}(z)\boldsymbol{i}_{c}(k) + \mathbf{C}_{i}(z)\mathbf{x}^{LC}(k)}{\boldsymbol{k}_{t} + F_{i}(z)}.$$
 (5)

Placing this into (4) yields

$$\boldsymbol{u}_{c,ref}(k) = [\boldsymbol{k}_{t} + F_{i}(z)] \frac{\boldsymbol{u}_{c,ref}'(k) + F_{i}(z)\boldsymbol{i}_{c}(k) + \mathbf{C}_{i}(z)\mathbf{x}^{LC}(k)}{\boldsymbol{k}_{t} + F_{i}(z)} - F_{i}(z)\boldsymbol{i}_{c}(k) - \mathbf{C}_{i}(z)\mathbf{x}^{LC}(k) = \boldsymbol{u}_{c,ref}'(k).$$
(6)

The abovementioned equation shows that if the limiter is not active, the decoupling feedback cancels the effect of current controller dynamics from the converter voltage reference $u_{c,ref}$ through the static reference feedforward with gain k_t . On the other hand, if the current reference is limited, i.e., $i_{c,ref} \neq i_{c,ref}$, the decoupling is not active and the current controller takes over.

Remark 1: The inner current controller can be made partially transparent by omitting specific modes from the feedback of the current controller dynamics, e.g., by using partial fraction decomposition.

2) Limiting: To enable overcurrent protection of the converter, the converter current reference is limited, depicted by a limiter function block in Fig. 3. Several different limiter functions with different properties, including latched and instantaneous limiting [26], [29], distortion-free limiting [38], and phase-specific root mean square (RMS) limiting [27], [32], have been proposed. The choice of the limiter function is based on the requirements imposed by the application.

3) Mode Selection: The cascade structure also allows for manual transition between voltage and current control modes by bypassing the outer voltage loop and directly feeding the desired current reference $i_{c,ref}^{ext}$ to the inner current loop. This feature, which can be used, e.g., in grid-tied converters to transition between grid-forming and grid-connected modes [2], is depicted by a switch in Fig. 3.

IV. APPLICATION EXAMPLE

To demonstrate the benefit of the proposed structure, a state-feedback voltage controller based on the controller recently proposed in [14] is augmented with overcurrent protection and possibility of operating in current control mode by using the proposed cascade structure. A state-feedback controller is employed in the inner loop as well. The converter phase currents and capacitor line-to-line voltages are measured for the cascade controller. In addition, the dc-link voltage u_{dc} is measured for the PWM. As state-feedback control has been thoroughly analyzed for power conversion applications, a brief presentation is settled on. For a more detailed treatment, the interested reader is referred to, e.g., [12], [14], [39]–[41], and the references cited therein.

A. Inner Current Loop

As per usual with cascade controllers, the controller design is commenced from the innermost loop. A block diagram of the example controller is shown in Fig. 4. The inner current controller design is based on the assumption of an L filter plant

²In case of a PI-type current controller with proportional gain $\mathbf{k}_{\rm p}$ and integral gain $\mathbf{k}_{\rm i}$ combined with direct capacitor voltage feedforward as, e.g., in [27], the transfer functions become $\mathbf{k}_{\rm t} = \mathbf{k}_{\rm p}$, $F_{\rm i}(z) = \mathbf{k}_{\rm i}/(z-1)$ and $\mathbf{C}_{\rm i}(z) = [\mathbf{k}_{\rm p}, -1, 0]$.



Fig. 4. Block diagram of the example controller implemented in the proposed cascade controller structure. A limiter block with input from the outer control loop is used to saturate the inner-loop reference for overcurrent protection. A realizable reference antiwindup mechanism, marked with dashed lines in both the inner and the outer loops, is used.

defined by (21) in the Appendix. The formulation of a state-feedback current controller for an L filter plant can be considered to be a simplification of the state-feedback current control of an LCL filter plant [39], [40] and analogous to the state-feedback current control of synchronous motor drives [41]. In accordance with Fig. 4, the control law for the inner current loop becomes

$$\bar{\boldsymbol{u}}_{c,ref}(k) = \boldsymbol{k}_{ti} \boldsymbol{i}_{c,ref}(k) + \boldsymbol{u}_{ii}(k) - \mathbf{K}_{i} \mathbf{x}^{LC}(k)$$
(7)

$$\boldsymbol{u}_{\mathrm{ii}}(k+1) = \boldsymbol{u}_{\mathrm{ii}}(k) + \boldsymbol{k}_{\mathrm{ii}}[\boldsymbol{i}_{\mathrm{c,ref}}(k) - \boldsymbol{i}_{\mathrm{c}}(k)]$$
(8)

where $\bar{u}_{c,ref}$ is the ideal converter voltage reference, k_{ti} is the reference feedforward gain, u_{ii} is the integral state, K_i is the state-feedback gain vector, and k_{ii} is the integral gain. The integral state is included to achieve zero steady-state reference tracking error [42]. Comparing Figs. 3 and 4, it can be observed that $k_t = k_{ti}$, $F_i(z) = k_{ii}/(z-1)$, and $C_i(z) = K_i$. The closed-loop poles for the inner loop are selected as

$$\boldsymbol{p}_1 = 0 \qquad \boldsymbol{p}_{2,3} = \exp(-\alpha_{\rm c} T_{\rm s}) \tag{9}$$

where α_c is the desired closed-loop bandwidth and T_s is the sampling period. The state-feedback gains and the integral gain are then solved using direct pole placement [39], [40] by writing them in closed form as functions of the system parameters and the desired closed-loop pole locations p_1, p_2 , and p_3 . This yields

$$k_{1} = \gamma^{-1} (p_{1}p_{2} + p_{1}p_{3} + p_{2}p_{3} + k_{2}\phi + k_{2} - \phi)$$

$$k_{2} = -p_{1} - p_{2} - p_{3} + \phi + 1$$

$$k_{ii} = \gamma^{-1} (-p_{1}p_{2}p_{3} + k_{1}\gamma - k_{2}\phi).$$
(10)

The reference feedforward zero is placed at p_3 by selecting the reference feedforward gain as

$$\boldsymbol{k}_{\rm ti} = \frac{\boldsymbol{k}_{\rm ii}}{1 - \boldsymbol{p}_3}.\tag{11}$$

The design objective behind this pole and zero parameterization is to achieve first-order reference-tracking dynamics with bandwidth α_c under the assumption of purely inductive plant. This results in a rise time from 10% to 90% of $t_{\rm ri} = 2.2/\alpha_c$ for the

reference tracking dynamics. Naturally, the realized bandwidth is lower due to the filter capacitor and the actual load.

Remark 2: The type of the inner-loop controller does not have to match that of the outer voltage controller. If the sole requirement for the inner current loop is the provision of overcurrent protection, e.g., a simple PI-type controller could be employed instead.

B. Outer Voltage Loop

The voltage controller design is based on the assumption of an LC filter plant defined by (25) in the Appendix. In accordance with Fig. 4, the control law for the outer voltage loop becomes

$$\boldsymbol{u}_{\rm c,ref}(k) = \boldsymbol{k}_{\rm tu} \boldsymbol{u}_{\rm f,ref}(k) + \boldsymbol{u}_{\rm iu}(k) - \mathbf{K}_{\rm u} \mathbf{x}^{\rm LC}(k) \qquad (12)$$

$$\boldsymbol{u}_{\mathrm{iu}}(k+1) = \boldsymbol{u}_{\mathrm{iu}}(k) + \boldsymbol{k}_{\mathrm{iu}}[\boldsymbol{u}_{\mathrm{f,ref}}(k) - \boldsymbol{u}_{\mathrm{f}}(k)]$$
(13)

where \mathbf{k}_{tu} is the reference feedforward gain, \mathbf{u}_{iu} is the integral state, \mathbf{K}_{u} is the state-feedback gain vector, and \mathbf{k}_{iu} is the integral gain. Comparing Figs. 3 and 4, it can be observed that $F_{u}(z) = \mathbf{k}_{tu} + \mathbf{k}_{iu}/(z-1)$, $\mathbf{C}_{u}(z) = \mathbf{K}_{u} - \mathbf{k}_{tu}\mathbf{C}_{f}$, and $H_{u}(z) = 0$. The closed-loop poles are selected according to [14] as

$$p_{1u} = 0$$

$$p_{2u} = \exp(-(\omega_{\rm r} - \omega_{\rm g})T_{\rm s})$$

$$p_{3u,4u} = \exp\left[(-\zeta_{\rm r} \pm j\sqrt{1 - \zeta_{\rm r}^2})(\omega_{\rm r} - \omega_{\rm g})T_{\rm s}\right] \qquad (14)$$

where ω_g is the angular frequency of the synchronous coordinate frame and ζ_r is the damping ratio of the resonant pole pair. The state-feedback gains in \mathbf{K}_u and the integral gain k_{iu} can then be solved by using direct pole placement [14]. The reference feedforward zero is placed at p_{2u} by selecting the reference feedforward gain as

$$\boldsymbol{k}_{\rm tu} = \frac{\boldsymbol{k}_{\rm iu}}{1 - \boldsymbol{p}_{\rm 2u}}.\tag{15}$$

This choice of poles and feedforward zero results in an approximate rise time from 10 to 90% of $t_{\rm ru} = 1.8/(\omega_{\rm r} - \omega_{\rm g})$ for the

reference tracking dynamics [42]. The resulting pole placement is based on the radial projection of the resonant pole pair to damp the *LC* resonance [42]. The two other poles are placed on the real axis: one in the origin and one at the resonance frequency, where the feedforward zero is also placed. For a detailed analysis of the voltage controller, the interested reader is referred to [14].

C. Limiters and Mode Changing

For this example, the instantaneous limiting function is used to limit the amplitude of the current reference [26], [29]. The instantaneous limiting function is defined as

$$\mathbf{i}_{c,ref} = \operatorname{Lim}(\bar{\mathbf{i}}_{c,ref}, i_{c,lim}) = \begin{cases} \bar{\mathbf{i}}_{c,ref} & \text{if } |\bar{\mathbf{i}}_{c,ref}| \le i_{c,lim} \\ \frac{\bar{\mathbf{i}}_{c,ref}}{|\bar{\mathbf{i}}_{c,ref}|} i_{c,lim} & \text{else.} \end{cases}$$
(16)

Additionally, the realizable converter voltage reference is limited by the finite dc-link voltage. This physical limitation is realized in the controller by a limiter function block at the output of the inner current controller, cf. Fig. 4. Typically the limit is chosen either as voltage hexagon formed by the possible output voltage vectors of the converter or as an instantaneous amplitude limiter, cf. (16).

In order to prevent integrator windup in the control loops due to reference saturation, a realizable reference antiwindup is employed [35]. This antiwindup is shown with dashed lines in Fig. 4 for both control loops. Due to the scaling of the signal by k_{ti}^{-1} before the converter current reference limiter in the proposed cascade structure, additional gain k_{ti} has to be included in the antiwindup path of the voltage integrator, as depicted in Fig. 4.

The two antiwindups in Fig. 4 maintain proper integral states in the controllers automatically during all modes of operation, excluding the externally set current control mode. In this case, the integral state of the voltage controller tends to drift to a limit set by the converter current reference limiter. This is a consequence of the capacitor voltage reference not being tracked, causing a nonzero input to the integrator. While a typical solution is to freeze the integrator, a seamless transition back to voltage control mode can be achieved by updating the voltage integrator state using the control law [cf. (12)] including the decoupling feedback, and solving it for the integral state. Consequently, the voltage integrator is updated using

$$\boldsymbol{u}_{iu}(k) = \boldsymbol{k}_{ti} \boldsymbol{i}_{c,ref}^{ext}(k) - \boldsymbol{k}_{tu} \boldsymbol{u}_{f,ref}(k) + \boldsymbol{u}_{ii}(k) + (\mathbf{K}_{u} - \mathbf{K}_{i}) \mathbf{x}^{LC}(k)$$
(17)

while the converter operates in the externally set current control mode. This enables a seamless transition back to voltage control mode.

V. RESULTS

A. Test Setup

The properties of the proposed cascade structure are validated by means of experiments using a 50-Hz 10-kVA three-phase VSC system. In the experiments, the example cascade controller of Section IV is compared to the corresponding single-loop

 TABLE I

 NOMINAL PARAMETERS OF THE CONVERTER SYSTEM

Parameter	Value	Parameter	Value
$u_{\rm g}$	$\sqrt{2/3}\cdot 400$ V (1 p.u.)	$L_{\rm f}$	2.8 mH (0.055 p.u.)
$\omega_{ m g}$	$2\pi \cdot 50 \frac{\mathrm{rad}}{\mathrm{s}}$ (1 p.u.)	$C_{\rm f}$	15 μF (0.076 p.u.)
$f_{\rm s} = f_{\rm sw}$	8 kHz (160 p.u.)	$u_{\rm dc}$	650 V (2 p.u.)
$i_{ m n}$	$\sqrt{2}\cdot 14.4$ A (1 p.u.)	$i_{ m c,lim}$	$1.2 \cdot i_{\rm n}$ (1.2 p.u.)
	0-kVA converter under te \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow	st st st	CB 1.3 Ω

Fig. 5. Block diagram of the experimental setup. CB stands for CB.

voltage controller based on [14]. The nominal parameters of the system are given in Table I. The base values of the system are based on the values u_g and i_n .

The inner current controller bandwidth is $\alpha_c = 2\pi \cdot 1200$ rad/s and the outer voltage controller damping ratio is $\zeta_r = 0.7$. The current controller gains \mathbf{K}_i and \mathbf{k}_{ii} are solved³ from (10) using direct pole placement and the reference feedforward zero \mathbf{k}_{ti} is solved from (11). Similarly, the voltage controller gains \mathbf{K}_u and \mathbf{k}_{iu} are solved⁴ by employing direct pole placement and the reference feedforward gain \mathbf{k}_{tu} is solved using (15), according to [14]. The gains $\mathbf{K}_u, \mathbf{k}_{iu}$, and \mathbf{k}_{tu} are used in both the voltage controller of the proposed cascade controller and the corresponding single-loop voltage controller. The voltage-angle generator for the control system in the experiments is based on integrating a constant angular frequency of $\omega_g = 2\pi \cdot 50$ rad/s and employing the resulting angle in the coordinate transforms. The current limit is set as 1.2 times the nominal current of the converter under test, i.e., $i_{c,lim} = 1.2 \cdot i_n$ (cf. Table I).

A block diagram depicting the experimental setup is given in Fig. 5. A dSPACE DS1106 is used as the platform for implementing the control algorithms on. The converter under test controls only the ac-side quantities, i.e., voltage or current, while another back-to-back converter provides regulation of the dc-link voltage. The converter under test is connected to a variable inductive–resistive load in order to emulate different load conditions. In addition, a CB and a 1.3 Ω (0.08 p.u.) fault-emulating resistance is connected through switch S in parallel with the adjustable load. Unless otherwise stated, the switch S is kept open.

B. Stability Maps

The proposed cascade controller structure is experimentally validated below by using inductive-resistive loads, as such

³The resulting gains are $\mathbf{K}_{i} = [35.664 - 0.552j, 1.220 - 0.039j], \mathbf{k}_{ii} = 8.338 + 0.328j$ and $\mathbf{k}_{ti} = 13.661 + 0.537j$. ⁴The resulting gains are $\mathbf{K}_{u} = [18.228 - 1.429j, -0.182 + 1.429j]$

The resulting gains are $\mathbf{K}_{u} = [18.228 - 1.429j, -0.182 + 0.040j, 0.844 - 0.064j], \mathbf{k}_{iu} = 0.262 + 0.015j, \text{ and } \mathbf{k}_{tu} = 0.602 + 0.036j.$



Fig. 6. Stability maps for voltage (top) and current (bottom) control modes of the example controller. The maps show the lowest damping ratio of the closed-loop system for a given inductive–resistive load.

loads are commonly encountered in, e.g., grid applications. To demonstrate the robustness of the employed example controllers to such loads, stability maps that illustrate the lowest damping ratio of the closed-loop system for a given inductive–resistive load are given in Fig. 6. These maps are purely defined by the voltage and current controllers, i.e., the proposed cascade controller structure does not have an effect on the stability of the control modes. The system parameter values and controller gains used in the plotting of the maps are given in Table I and Footnotes 3 and 4 of Section V-A, respectively.

As can be observed, both of the control modes are stable for a wide range of inductance and resistance values. Only a small unstable area can be found in the examined range for relatively low values of inductance, around [0.002, 0.02] p.u., and resistance, around [0.001, 0.02] p.u., for both control modes. The size of this unstable area can be reduced in addition to improving the overall damping ratios at the cost of reducing the bandwidth targets of the controller, i.e., the control designer has to make a tradeoff between the dynamic performance and the robustness to load variations.

C. Experimental Results

1) Dynamic Performance in Voltage Control Mode: First, the dynamic performance of the controllers is compared in order to verify that the proposed cascade structure does not affect voltage control properties under normal operation. The experimental result of this test is shown in Fig. 7. The figure shows the reference tracking performance under no load (left) and under 1 p.u. resistive and 0.45 p.u. inductive load (middle), when a 1 p.u. reference step is applied to the *d*-axis voltage. Similar responses are obtained for *q*-axis reference changes. Furthermore, the response to a stepwise change from no-load to 1 p.u. resistive and 0.45 p.u. inductive load during steady-state operation with 1 p.u. *d*-axis voltage reference is presented (right) to demonstrate the disturbance rejection performance. As can be observed, the dynamic performance of the single-loop voltage controller is not affected by the proposed cascade controller structure under normal operating conditions.

2) Transitioning Between Control Modes: Following the dynamic performance tests, the capability of the proposed cascade structure to manually transition between voltage and current control modes is examined. The transition is triggered by an external mode-select signal set by the user (cf. Fig. 4). Fig. 8(a) and (b) shows the experimental results for transitioning between the control modes for two different loads: 1 p.u. resistive and 0.45 p.u. inductive; and 0.08 p.u. resistive and 0.45 p.u. inductive. The events in the figures unfold as follows. Initially, the converter is operating in voltage control mode. The control mode is then switched to current control while retaining the same operating point. In current control mode, the current reference is set to 0.5 p.u. d-axis current in Fig. 8(a) and to -1 p.u. q-axis current in Fig. 8(b), which changes the operating point of the converter. After this, the control mode is switched back to voltage control mode while retaining the same operating point. Lastly, the operating point is restored to its initial value in voltage control mode. As can be observed in both figures, the transitions between voltage and current control modes occur seamlessly. It is worth noting that the seamless transition from current control to voltage control mode is due to dynamically adjusting the outer voltage loop integrator using (17) while in current control mode.

The transients related to the reference changes in current and voltage control modes are purely determined by the current and voltage controllers, respectively. In Fig. 8(b), the oscillating modes following a reference step in both current and voltage control mode decay in slightly over one period of the oscillating mode's frequency. This result is in line with the stability maps of Fig. 6, which show that the lowest damping ratio for both control modes is around 0.2 for the examined load.

3) Overcurrent Protection: Lastly, overcurrent protection capabilities under fault conditions are examined. As the fault behavior of the proposed cascade structure can be designed flexibly through the choice of the limiting function and both the current and the voltage controllers, the results shown for the application example of Section IV only exemplify the potential of the proposed cascade structure. For comparison, the current limiting method suggested in [14], which is based on the method proposed in [24], is used as a reference. The overcurrent limit of the reference method is set equal to that of the cascade controller, i.e., $1.2 \cdot i_n$. In addition, a case where the converter is designed to trip (as in [12]) in the event of overcurrent is considered as well. A fault is emulated by connecting a 1.3 Ω resistance (0.08) p.u.) in parallel with the steady-state load through switch S (cf. Fig. 5). This fault-emulating load is equipped with a CB that disconnects the fault from the rest of the system in a timely manner.

Fig. 9 shows the experimental results for the fault emulation tests. Initially, the converter is operating with 1 p.u. *d*-axis voltage reference and 4.7 p.u. resistive and 0.45 p.u. inductive load. Switch S is then closed at t = 5 ms, emulating a fault in the load. The leftmost plots show the case of the converter tripping to excessive currents following the fault instant. On the other hand, the reference method [14] (middle plots) starts limiting



Fig. 7. Experimental validation of the transparency of the current controller in the proposed cascade controller structure. The application example controller presented in Section IV is compared with its single-loop counterpart based on the controller proposed in [14]: (left) reference tracking under no load (middle) reference tracking under 1 p.u. resistive and 0.45 p.u. inductive load and (right) disturbance rejection in the form of load change from no load to 1 p.u. resistive and 0.45 p.u. inductive load.



Fig. 8. Experimental transition between control modes with (a) 1 p.u. resistive and 0.45 p.u. inductive load (b) 0.08 p.u. resistive and 0.45 p.u. inductive load. Additionally, reference steps in both control modes are presented. VCM and CCM stand for voltage and current control mode, respectively.

the converter voltage reference to limit the converter current magnitude, and the proposed cascade structure (rightmost plots) automatically transitions into current control mode. The responses of these two cases are relatively similar, although the reference method does not limit the current accurately. Shortly after the occurence of the fault, the CB in the fault-emulating load operates, disconnecting the fault from the system. This causes the cascade controller to transition back to voltage control mode and ends the converter voltage reference limiting in the reference method. It should be emphasized that the transient following the fault clearance is dominated by the CB and not the controllers. While the reference method successfully limits the current, it was found sensitive to assumptions regarding equivalent losses in the filter inductor and the converter, which easily results in inaccurate limitation. Furthermore, the reference method was found to have an adverse effect on the dynamic performance of the voltage controller in addition to requiring measurements of the load current i_0 . On the contrary, overcurrent protection capability comparable to the reference method can be achieved with the proposed cascade controller structure while limiting the converter current accurately even under modeling errors and without affecting the dynamic performance under linear operation.



Fig. 9. Experimental emulation of a load fault by connecting a low-resistance load in parallel with the steady-state load. Recovery from the fault, which is triggered by a CB, is also shown. The fault emulation is shown for the case where the converter is designed to trip in the event of overcurrent (left), for the reference current limitation method suggested in [14] (middle), and for the proposed structure (right).

VI. CONCLUSION

This article presented a multifunctional cascade controller structure for VSCs. The proposed controller structure allows for operation in either voltage or current control mode. In voltage control mode and under linear operation, the current controller can be made completely transparent. Consequently, the properties of both control modes are purely determined by their corresponding control loops, which can be designed independently of each other. The transitions between control modes are seamless and occur either due to converter overloading, i.e., the controller inherently includes overcurrent protection, or by manually activating the current control mode of the controller. The properties of the proposed cascade controller structure were validated by means of experiments.

APPENDIX

DISCRETE-TIME MODELS OF THE L AND LC FILTERS

In formulating the hold-equivalent models of the L and LC filters, the model inputs are assumed to be modeled as zero-order hold in stationary coordinates for simplicity. Furthermore, sampling of the converter currents and capacitor voltages is assumed to be synchronized with the PWM.

A. Hold-Equivalent Model of the L Filter

The L filter model consists of an inductance $L_{\rm f}$ and a resistance $R_{\rm f}$, i.e., the first row of (1). From the continuous-time model, the hold-equivalent model of the L filter in synchronous coordinates can be obtained as [43]

$$\boldsymbol{i}_{\rm c}(k+1) = \boldsymbol{\phi}\boldsymbol{i}_{\rm c}(k) + \boldsymbol{\gamma}\boldsymbol{u}_{\rm c}(k) - \boldsymbol{\gamma}\boldsymbol{u}_{\rm f}(k)$$
(18)

where

$$\phi = \delta e^{-\frac{R_{\rm f}}{L_{\rm f}}T_{\rm s}}$$
 $\gamma = \frac{\delta - \phi}{R_{\rm f}}$ $\delta = e^{-j\omega_{\rm g}T_{\rm s}}.$ (19)

Due to the finite computational time of the control system, one-sample delay in realizing the converter voltage reference is included in the model, i.e.,

$$\boldsymbol{u}_{\rm c}(k+1) = \boldsymbol{\delta}\boldsymbol{u}_{\rm c,ref}(k). \tag{20}$$

This computational delay can be augmented into the holdequivalent L filter model (18) as

$$\mathbf{x}^{\mathrm{L}}(k+1) = \begin{bmatrix} \boldsymbol{\phi} & \boldsymbol{\gamma} \\ \boldsymbol{0} & \boldsymbol{0} \end{bmatrix} \mathbf{x}^{\mathrm{L}}(k) + \begin{bmatrix} \boldsymbol{0} \\ \boldsymbol{\delta} \end{bmatrix} \boldsymbol{u}_{\mathrm{c,ref}}(k) - \begin{bmatrix} \boldsymbol{\gamma} \\ \boldsymbol{0} \end{bmatrix} \boldsymbol{u}_{\mathrm{f}}(k)$$
(21)
where $\mathbf{x}^{\mathrm{L}} = [\boldsymbol{i}_{\mathrm{c}}, \boldsymbol{u}_{\mathrm{c}}]^{\mathrm{T}}.$

B. Hold-Equivalent Model of the LC Filter

The continuous-time LC filter model in stationary coordinates is defined by (1). An ideal filter is assumed, i.e., $R_{\rm f} = 0 \Omega$. Based on the ideal continuous-time model, the hold-equivalent model of the LC filter in synchronous coordinates rotating at $\omega_{\rm g}$ can be written as

$$\mathbf{x}(k+1) = \mathbf{\Phi}\mathbf{x}(k) + \mathbf{\Gamma}_{c}\boldsymbol{u}_{c}(k) + \mathbf{\Gamma}_{o}\boldsymbol{i}_{o}(k)$$
(22)

where the system matrix Φ and the vectors $\Gamma_{\rm c}$ and $\Gamma_{\rm o}$ are obtained from

$$\Phi = \delta e^{\mathbf{A}T_{\rm s}} \quad \mathbf{\Gamma}_{\rm c} = \delta \left(\int_{0}^{T_{\rm s}} e^{\mathbf{A}\tau} d\tau \right) \mathbf{B}_{\rm c}$$

$$\mathbf{\Gamma}_{\rm o} = \delta \left(\int_{0}^{T_{\rm s}} e^{\mathbf{A}\tau} d\tau \right) \mathbf{B}_{\rm o}$$
(23)

as

$$\begin{split} \mathbf{\Phi} &= \boldsymbol{\delta} \begin{bmatrix} \cos(\omega_{\mathrm{r}}T_{\mathrm{s}}) & -\frac{\sin(\omega_{\mathrm{r}}T_{\mathrm{s}})}{\omega_{\mathrm{r}}L_{\mathrm{f}}} \\ \sin(\omega_{\mathrm{r}}T_{\mathrm{s}})\omega_{\mathrm{r}}L_{\mathrm{f}} & \cos(\omega_{\mathrm{r}}T_{\mathrm{s}}) \end{bmatrix} \\ \mathbf{\Gamma}_{\mathrm{c}} &= \boldsymbol{\delta} \begin{bmatrix} \frac{\sin(\omega_{\mathrm{r}}T_{\mathrm{s}})}{\omega_{\mathrm{r}}L_{\mathrm{f}}} \\ 1 - \cos(\omega_{\mathrm{r}}T_{\mathrm{s}}) \end{bmatrix} \quad \mathbf{\Gamma}_{\mathrm{o}} &= \boldsymbol{\delta} \begin{bmatrix} 1 - \cos(\omega_{\mathrm{r}}T_{\mathrm{s}}) \\ -\frac{\sin(\omega_{\mathrm{r}}T_{\mathrm{s}})}{\omega_{\mathrm{r}}C_{\mathrm{f}}} \end{bmatrix}. \end{split}$$
(24)

As with the hold-equivalent L filter model, the hold-equivalent LC filter model (22) is augmented with the computational delay state (20) as

$$\mathbf{x}^{\mathrm{LC}}(k+1) = \begin{bmatrix} \mathbf{\Phi} & \mathbf{\Gamma}_{\mathrm{c}} \\ \mathbf{0} & 0 \end{bmatrix} \mathbf{x}^{\mathrm{LC}}(k) + \begin{bmatrix} \mathbf{0} \\ \boldsymbol{\delta} \end{bmatrix} \boldsymbol{u}_{\mathrm{c,ref}}(k) + \begin{bmatrix} \mathbf{\Gamma}_{\mathrm{o}} \\ 0 \end{bmatrix} \boldsymbol{i}_{\mathrm{o}}(k)$$
(25)

where $\mathbf{x}^{\text{LC}} = [\mathbf{x}, \boldsymbol{u}_{\text{c}}]^{\text{T}}$.

REFERENCES

- R. Rosso, X. Wang, M. Liserre, X. Lu, and S. Engelken, "Grid-forming converters: An overview of control approaches and future trends," in *Proc. IEEE Energy Convers. Congr. Expo.*, Detroit, MI, USA, Oct. 2020, pp. 4292–4299.
- [2] J. Rocabert, A. Luna, F. Blaabjerg, and P. Rodríguez, "Control of power converters in AC microgrids," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4734–4749, Nov. 2012.
- [3] Q. Lei, F. Z. Peng, and S. Yang, "Multiloop control method for highperformance microgrid inverter through load voltage and current decoupling with only output voltage feedback," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 953–960, Mar. 2011.
- [4] F. de Bosio, L. A. de Souza Ribeiro, F. D. Freijedo, M. Pastorelli, and J. M. Guerrero, "Effect of state feedback coupling and system delays on the transient performance of stand-alone VSI with LC output filter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4909–4918, Aug. 2016.
- [5] P. C. Loh, M. Newman, D. Zmood, and D. Holmes, "A comparative analysis of multiloop voltage regulation strategies for single and three-phase UPS systems," *IEEE Trans. Power Electron.*, vol. 18, no. 5, pp. 1176–1185, Sep. 2003.
- [6] H. Kim and S.-K. Sul, "Compensation voltage control in dynamic voltage restorers by use of feed forward and state feedback scheme," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1169–1177, Sep. 2005.
- [7] M. Steurer, C. S. Edrington, M. Sloderbeck, W. Ren, and J. Langston, "A megawatt-scale power hardware-in-the-loop simulation setup for motor drives," *IEEE Trans. Ind. Electron.*, vol. 57, no. 4, pp. 1254–1260, Apr. 2010.
- [8] U. Jensen, F. Blaabjerg, and J. Pedersen, "A new control method for 400-Hz ground power units for airplanes," *IEEE Trans. Ind. Appl.*, vol. 36, no. 1, pp. 180–187, Jan.-Feb. 2000.
- [9] Z. Li, Y. Li, P. Wang, H. Zhu, C. Liu, and F. Gao, "Single-loop digital control of high-power 400-Hz ground power unit for airplanes," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 532–543, Feb. 2010.
- [10] X. Wang, P. C. Loh, and F. Blaabjerg, "Stability analysis and controller synthesis for single-loop voltage-controlled VSIs," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 7394–7404, Sep. 2017.
- [11] E.-K. Kim, F. Mwasilu, H. H. Choi, and J.-W. Jung, "An observer-based optimal voltage control scheme for three-phase UPS systems," *IEEE Trans. Ind. Electron.*, vol. 62, no. 4, pp. 2073–2081, Apr. 2015.
- [12] D. Pérez-Estévez, J. Doval-Gandoy, and J. M. Guerrero, "AC-voltage harmonic control for stand-alone and weak-grid-tied converter," *IEEE Trans. Ind. Appl.*, vol. 56, no. 1, pp. 403–421, Jan./Feb. 2020.
- [13] R. Turner, S. Walton, and R. Duke, "Robust high-performance inverter control using discrete direct-design pole placement," *IEEE Trans. Ind. Electron.*, vol. 58, no. 1, pp. 348–357, Jan. 2011.
- [14] H.-S. Kim, H.-S. Jung, and S.-K. Sul, "Discrete-time voltage controller for voltage source converters with LC filter based on state-space models," *IEEE Trans. Ind. Appl.*, vol. 55, no. 1, pp. 529–540, Jan./Feb. 2019.

- [15] P. C. Loh and D. G. Holmes, "Analysis of multiloop control strategies for LC/CL/LCL-filtered voltage-source and current-source inverters," *IEEE Trans. Ind. Appl.*, vol. 41, no. 2, pp. 644–654, Mar./Apr. 2005.
- [16] Y. Liao, X. Wang, and F. Blaabjerg, "Passivity-based analysis and design of linear voltage controllers for voltage-source converters," *IEEE Open J. Ind. Electron. Soc.*, vol. 1, pp. 114–126, 2020.
- [17] P. Cortés, G. Ortiz, J. I. Yuz, J. Rodríguez, S. Vazquez, and L. G. Franquelo, "Model predictive control of an inverter with output LC filter for UPS applications," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1875–1883, Jun. 2009.
- [18] C. Zheng, T. Dragičević, and F. Blaabjerg, "Current-sensorless finite-set model predictive control for LC-filtered voltage source inverters," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 1086–1095, Jan. 2020.
- [19] Z. Li, C. Zang, P. Zeng, H. Yu, S. Li, and J. Bian, "Control of a grid-forming inverter based on sliding-mode and mixed H₂/H_∞ control," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3862–3872, May 2017.
- [20] C. Lascu, "Sliding mode direct voltage control of voltage source converters with LC filters for pulsed power loads," *IEEE Trans. Ind. Electron.*, 2020, Early access.
- [21] J. He and Y. W. Li, "Generalized closed-loop control schemes with embedded virtual impedances for voltage source converters with LC or LCL filters," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1850–1861, Apr. 2012.
- [22] C. A. Plet, M. Graovac, T. C. Green, and R. Iravani, "Fault response of grid-connected inverter dominated networks," in *Proc. IEEE Power Energy Soc. General Meeting, Providence*, RI, USA, Jul. 2010, pp. 1–8.
- [23] P. Nuutinen, P. Peltoniemi, and P. Silventoinen, "Short-circuit protection in a converter-fed low-voltage distribution network," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1587–1597, Apr. 2013.
- [24] A. H. Etemadi and R. Iravani, "Overcurrent and overload protection of directly voltage-controlled distributed resources in a microgrid," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5629–5638, Dec. 2013.
- [25] M. Brucoli, T. C. Green, and J. D. F. McDonald, "Modelling and analysis of fault behaviour of inverter microgrids to aid future fault detection," in *Proc. IEEE Int. Conf. Syst. Syst. Eng.*, San Antonio, TX, USA, Apr. 2007, pp. 1–6.
- [26] N. Bottrell and T. C. Green, "Comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3786–3797, Jul. 2014.
- [27] B. Mahamedi, M. Eskandari, J. E. Fletcher, and J. Zhu, "Sequence-based control strategy with current limiting for the fault ride-through of inverterinterfaced distributed generators," *IEEE Trans. Sustain. Energy*, vol. 11, no. 1, pp. 165–174, Jan. 2020.
- [28] C. A. Plet, M. Brucoli, J. D. F. McDonald, and T. C. Green, "Fault models of inverter-interfaced distributed generators: Experimental verification and application to fault analysis," in *Proc. IEEE Power Energy Soc. General Meeting*, Detroit, MI, USA, Jul. 2011, pp. 1–8.
- [29] I. Sadeghkhani, M. E. H. Golshan, J. M. Guerrero, and A. Mehrizi-Sani, "A current limiting strategy to improve fault ride-through of inverter interfaced autonomous microgrids," *IEEE Trans. Smart Grid*, vol. 8, no. 5, pp. 2138–2148, Sep. 2017.
- [30] X. Lin, Z. Liang, Y. Zheng, Y. Lin, and Y. Kang, "A current limiting strategy with parallel virtual impedance for three-phase three-leg inverter under asymmetrical short-circuit fault to improve the controllable capability of fault currents," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 8138–8149, Aug. 2019.
- [31] B. Wei, A. Marzàbal, J. Perez, R. Pinyol, J. M. Guerrero, and J. C. Vásquez, "Overload and short-circuit protection strategy for voltage source inverterbased UPS," *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 11 371– 11382, Nov. 2019.
- [32] Z. Chen, X. Pei, M. Yang, L. Peng, and P. Shi, "A novel protection scheme for inverter-interfaced microgrid (IIM) operated in islanded mode," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7684–7697, Sep. 2018.
- [33] X. Pei and Y. Kang, "Short-circuit fault protection strategy for high-power three-phase three-wire inverter," *IEEE Trans. Ind. Informat.*, vol. 8, no. 3, pp. 545–553, Aug. 2012.
- [34] K. J. Åström and B. Wittenmark, *Computer-Controlled Systems*, 3rd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 1997.
- [35] Y. Peng, D. Vrancic, and R. Hanus, "Anti-windup, bumpless, and conditioned transfer techniques for PID controllers," *IEEE Control Syst. Mag.*, vol. 16, no. 4, pp. 48–57, Aug. 1996.
- [36] S. A. Richter and R. W. D. Doncker, "Digital proportional-resonant (PR) control with anti-windup applied to a voltage-source inverter," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, Birmingham, U.K., Aug.-Sep. 2011, pp. 1–10.

- [38] M. Rizo, M. Liserre, E. J. Bueno, F. J. Rodríguez, and A. Rodríguez, "Distortion-free saturators for power converters under unbalanced conditions," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 3364–3375, Jun. 2015.
- [39] J. Kukkola, M. Hinkkanen, and K. Zenger, "Observer-based state-space current controller for a grid converter equipped with an LCL filter: Analytical method for direct discrete-time design," *IEEE Trans. Ind. Appl.*, vol. 51, no. 5, pp. 4079–4090, Sep./Oct. 2015.
- [40] F. M. M. Rahman, V. Pirsto, J. Kukkola, M. Routimo, and M. Hinkkanen, "State-space control for LCL filters: Converter versus grid current measurement," *IEEE Trans. Ind. Appl.*, vol. 56, no. 6, pp. 6608–6618, Nov./Dec. 2020.
- [41] M. Hinkkanen, H. A. A. Awan, Z. Qu, T. Tuovinen, and F. Briz, "Current control for synchronous motor drives: Direct discrete-time poleplacement design," *IEEE Trans. Ind. Appl.*, vol. 52, no. 2, pp. 1530–1541, Mar./Apr. 2016.
- [42] G. F. Franklin, J. D. Powell, and M. Workman, *Digital Control of Dynamic Systems*, 3rd ed. Menlo Park, CA, USA: Addison-Wesley, 1998.
- [43] N. Hoffmann and F. W. Fuchs, "Minimal invasive equivalent grid impedance estimation in inductive-resistive power networks using extended Kalman filter," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 631–641, Feb. 2014.



Ville Pirsto received the B.Sc. (Tech.) and M.Sc. (Tech.) degrees in electrical engineering from the Aalto University, Espoo, Finland, in 2017 and 2019, respectively, where he is currently working towards the D.Sc. (Tech.) degree in electrical engineering.

His current research focuses on control and modeling of grid converters.



Jarno Kukkola received the B.Sc. (Tech.), M.Sc. (Tech.), and D.Sc. (Tech.) degrees in electrical engineering from the Aalto University, Espoo, Finland, in 2010, 2012, and 2017, respectively.

He is currently a Postdoctoral Researcher with the School of Electrical Engineering, Aalto University. His research interests include control systems and grid-connected converters.



Marko Hinkkanen (Senior Member, IEEE) received the M.Sc. (Eng.) and D.Sc. (Tech.) degrees in electrical engineering from the Helsinki University of Technology, Espoo, Finland, in 2000 and 2004, respectively.

He is currently an Associate Professor with the School of Electrical Engineering, Aalto University, Espoo. His research interests include control systems, electric drives, and power converters.

Dr. Hinkkanen was the General Co-Chair of the 2018 IEEE 9th International Symposium on Sensorless Control for Electrical Drives. He was the corecipient of the 2016 International Conference on Electrical Machines Brian J. Chalmers Best Paper Award, the 2016 and 2018 IEEE Industry Applications Society Industrial Drives Committee Best Paper Awards, and the 2020 SEMIKRON Innovation Award. He is currently an Associate Editor for the IEEE TRANSACTIONS ON ENERGY CONVERSION and the *IET Electric Power Applications*.