Cui, Xiaoqi; Du, Mingde; Das, Susobhan; Yoon, Hoon Hahn; Pelgrin, Vincent Yves; Li, Diao; Sun, Zhipei

On-chip photonics and optoelectronics with a van der Waals material dielectric platform

Published in:
Nanoscale

DOI:
10.1039/d2nr01042a

Published: 07/07/2022

Document Version
Publisher's PDF, also known as Version of record

Published under the following license:
CC BY

Please cite the original version:
On-chip photonics and optoelectronics with a van der Waals material dielectric platform†

Xiaoqi Cui, Mingde Du, Susobhan Das, Hoon Hahn Yoon, Vincent Yves Pelgrin, Diao Li and Zhipei Sun

During the last few decades, photonic integrated circuits have increased dramatically, facilitating many high-performance applications, such as on-chip sensing, data processing, and inter-chip communications. The currently dominating material platforms (i.e., silicon, silicon nitride, lithium niobate, and indium phosphide), which have exhibited great application successes, however, suffer from their own disadvantages, such as the indirect bandgap of silicon for efficient light emission, and the compatibility challenges of indium phosphide with the silicon industry. Here, we report a new dielectric platform using nanostuctured bulk van der Waals materials. On-chip light propagation, emission, and detection are demonstrated by taking advantage of different van der Waals materials. Low-loss passive waveguides with MoS2 and on-chip light sources and photodetectors with InSe have been realised. Our proof-of-concept demonstration of passive and active on-chip photonic components endorses van der Waals materials for offering a new dielectric platform with a large material-selection degree of freedom and unique properties toward close-to-atomic scale manufacture of on-chip photonic and optoelectronic devices.

1. Introduction

Photonic integrated circuits (PICs) have attracted considerable research interest during the last few decades owing to their broad bandwidth, high operation speed, and power efficiency, promising for various applications, such as data processing, sensing, and inter-chip communications. However, to achieve such a heterogeneous photonic system, light sources, optical modulators, and photodetectors need to be ideally integrated onto the same chip, which remains a formidable challenge for the existing material platforms, including silicon on insulator (SOI), silicon nitride (Si3N4), indium phosphide (InP), lithium niobate on insulator (LNOI), silicon nitride, lithium niobate, and indium phosphide (InP), lithium niobate on insulator (LNOI), etc. For example, SOI and Si3N4 are the most developed silicon-based material platforms for PICs. Particularly, SOI has achieved great commercial success mainly due to its high index contrast, large third-order nonlinearity, high second-order optical nonlinearity, high electro-optical coefficient and compatibility with complementary metal-oxide–semiconductor (CMOS) technology. Nevertheless, the indirect bandgap of silicon/Si3N4 remains the bottleneck of monolithic light sources and strongly limits the performance of other key active components such as modulators and photodetectors. Moreover, the hybrid integration of silicon and III/V materials or germanium is also challenging because of lattice mismatch and thermal expansion issues. Apart from silicon, InP is another widely explored photonic platform that exhibits excellent performance in active applications, but InP is not compatible with CMOS technology, which has become the obstacle that prevents further commercialisation. LNOI is a revolutionary material platform, possessing attractive material properties (e.g., an ultrabroad low-loss transparency window, high second-order optical nonlinearity, and high electro-optical coefficient) that have led to various competitive on-chip devices (e.g., optical modulators). However, LNOI suffers from its subtle index contrast, which results in a larger footprint and decreases the integration density.

Recently, the concept of all van der Waals (vdW) material integrated nanophotonics has been put forward by flawless simulation, in which vdW materials function as a dielectric medium, guiding, converting, and detecting light that propagates inside, as shown in Fig. 1. Similar to silicon, vdW materials exhibit a naturally high refractive index in the near-infrared range. For example, the refractive index along basal planes ranges from ~3.9 for WS2 and WSe2 to ~4.4 for MoS2 and MoSe2 which provides an ultrabroad transparency window with a much higher confinement factor for...
the light with photon energy smaller than the bandgap (i.e., the bandgap of bulk MoS$_2$ is $\sim$1 eV, corresponding to a transparency window of wavelength $\gtrsim$1.2 $\mu$m). Furthermore, the additional simulation shows that the strong light confinement in vdW materials leads to an enhanced light–matter interaction. The effective mode volume in the MoS$_2$ cavity is 45% smaller, and the Purcell enhancement is four times higher than that of silicon and GaAs. Besides, a wide range of vdW materials have been discovered and developed during the last few decades, including insulators (i.e., h-BN$^{13,44}$), semiconductors (i.e., black phosphorus$^{35,46}$ and transition metal dichalcogenides$^{30}$), conductors (i.e., graphene$^{28}$ and MXenes$^{47,48}$) and superconductors (i.e., NbSe$_2$), which provides great flexibility in material selection and a possibility for the design and engineering of various passive and active photonic and optoelectronic devices.

In this work, we experimentally demonstrate the concept of an on-chip vdW material dielectric platform, in which nanostructured bulk vdW materials function as a passive and active dielectric medium for on-chip light-guiding waveguides, light sources, and integrated photodetectors. As a proof of concept, our results advance the merits of vdW materials, such as ultraflat surfaces and high flexibility in material selection and band engineering, which make vdW materials a new dielectric platform that holds great potential for on-chip photonics and optoelectronics.

### 2. Light guiding in vdW material waveguides

To be an effective material platform for PICs, various characteristics are needed, such as a wide transparency range, high index contrast, and flexibility in manufacturing, which endow it with the capacity to provide low-loss and compact components for high-performance active and passive applications. Among all the building blocks, a low-loss waveguide is the most significant component. Here, we demonstrate MoS$_2$ waveguides (details in the Device fabrication section) to prove the light-guiding concept in vdW material waveguides. Fig. 2(a) shows the microscopy image of various bulk MoS$_2$ waveguides, with the MoS$_2$ length ranging from $\sim$10 to 25 $\mu$m. In addition, the MoS$_2$ waveguides are further integrated into Si$_3$N$_4$ waveguides (light green strips in Fig. 2(a), the scheme is in ESI Fig. S1†) separately for light coupling. Besides, the Raman spectrum is shown in ESI Fig. S2,† and Raman mappings regarding the two distinct peaks at $\sim$384 cm$^{-1}$ and $\sim$409 cm$^{-1}$ are shown in Fig. 2(b), respectively, indicating that the MoS$_2$ flake is fully patterned and integrated into Si$_3$N$_4$ waveguides. The geometry and thickness of the waveguides are characterized by atomic force microscopy (AFM) and presented in ESI Fig. S3,† in which the ultra-uniformity demonstrates the low surface roughness of the waveguides. The $\sim$242 nm step of the
with/without integration area indicates the thickness of the MoS$_2$ flake, and the ~529 nm thickness difference between the waveguide and the substrate additionally proves that the 500 nm Si$_3$N$_4$ layer is thoroughly etched.

To demonstrate the light propagation inside the MoS$_2$ waveguide, a 532 nm laser is directly coupled into the MoS$_2$ waveguide via a 50× objective (NA = 0.75). The output light is clearly observed at the other end of the waveguide, as indicated by the inset of Fig. 2(a). However, with the direct coupling method, the linear loss cannot be experimentally demonstrated because the optical power that is injected strongly depends on the coupling status and is rarely constant. Therefore, we pattern the MoS$_2$ waveguides to induce the same facets and utilise Si$_3$N$_4$ waveguides to inject and collect the light. As the simulation results demonstrated in Fig. 2c–e, the propagating light in the Si$_3$N$_4$ waveguide is efficiently injected into the MoS$_2$ waveguide, and the output is well collected by the following Si$_3$N$_4$ waveguide. Subsequently, the loss of the MoS$_2$ waveguides is measured using a homemade waveguide coupling system (shown in ESI Fig. S4†) by the ‘cut-back’ method. The experimental results and the linear fitting line are plotted in Fig. 2(f). According to the fitting result, the insertion loss of the whole waveguides is ~17.13 dB, which is relatively high compared with the pure Si$_3$N$_4$ waveguides (the results are plotted in ESI Fig. S5†) and previous works. However, the linear loss of the MoS$_2$ waveguide part is calculated to be ~0.02 dB μm$^{-1}$, which is negligible. We attribute this to the ultra-smooth surface of the MoS$_2$ flake compared with the Si$_3$N$_4$ film grown by plasma-enhanced chemical vapor deposition (PECVD). As illustrated in ESI Fig. S6†, the MoS$_2$ waveguides show an average surface roughness of ~2 nm, which is more than five times lower than that of the Si$_3$N$_4$ waveguides. Thus, the negative loss is expected as the MoS$_2$ waveguides have superior surface and better confinement, which results in lower total loss when longer MoS$_2$ waveguides are integrated. Note that, recently, it has been shown that the surface roughness is crucial to reduce the waveguide loss for applications (i.e., frequency combs$^{23,34}$). In this aspect, silicon photonics has enabled great successes, and recently it has been shown that the surface roughness is reduced to a few nanometers for high-quality resonators. Here, due to the atomic scale nature, the vdW material waveguide concept can reach an ultimate limit in surface quality (i.e., atomically smooth surface) without complex manufacturing like chemical mechanical polishing.$^{23,55}$ Apart from light injection via Si$_3$N$_4$ waveguides, a grating structure that is fabricated from vdW materials can also be considered, which is suitable for achieving light coupling in a limited region, as demonstrated in Fig. 2g.

3. On-chip light sources with vdW materials

The vdW material family has grown dramatically during the last few decades, and various vdW materials have been discovered and demonstrated, ranging from insulators (h-BN), semiconductors (transition metal dichalcogenides) to conductors (MXenes), which offers great flexibility for the proposed vdW material dielectric platform. As for the concept demonstration of on-chip light sources, the suitable candidate should allow a strong light–matter interaction, which brings two requirements of strong light absorption and a direct bandgap. Therefore, here we select InSe$^{56–58}$ as an example for the demonstration of on-chip light sources with the vdW material dielectric platform (details in the Device fabrication section) because bulk InSe possesses not only a suitable band structure for light emission,$^{59}$ but also an out-of-plane absorption dipole which further increases the light–matter interaction.$^{50,61}$ As shown in Fig. 3(a), different from the MoS$_2$ integrated device, the InSe flake is not fully etched away for the convenience in fabricating the electrodes. The scheme of this device is shown in ESI Fig. S1b.† For characterisation, AFM is first carried out, and the result is shown in Fig. 3(b), in which the thickness of the InSe flake is calculated to be ~107 nm. The red curve in Fig. 3(c) shows the result of photoluminescence (PL) characterisation of the integrated light source, a strong peak centered at ~1.25 eV is measured. Raman characterisation is included in ESI Fig. S8.† The results demonstrate the high quality of the flake and well agree with previously published results.$^{59}$

As the blue curve plotted in Fig. 3(c), the PL signal of the on-chip light source (details in Experimental methods) exhibits the same peak of ~1.25 eV as the PL spectrum collected from the free-space pumping, indicating the existence of light–matter interaction between the propagating modes and the InSe waveguides. The curves in Fig. 3(c) are further normalised by the pump power (details in Experimental methods), accord-

![Fig. 3](image-url)
ing to which the PL efficiency of the waveguide pump is ~1.86 folds higher than that of the free-space pump. We attribute this enhancement to the effective absorption caused by the waveguide structure and the out-of-plane dipole of InSe.\(^6^0\) Furthermore, an excitation-controlled PL measurement is implemented by periodically switching on/off the pump laser with a mechanic shutter, and the data are presented in Fig. 3(d). Clearly, the accumulated PL created by summing the PL intensity from the energy of ~1.22 eV to 1.32 eV exhibits the same on/off state simultaneously with the pump laser. So far, although the performance is not studied in detail, on-chip controllable light sources are achieved in the InSe integrated waveguides to prove the concept. Here, it is worth mentioning that electrically pumped light sources, which are of great interest in practical applications, are achievable in this geometry with suitable electrodes.

4. On-chip photodetectors with vdW materials

Integrated photodetectors are the vital active components for PICs. Here, we demonstrate the applicability of on-chip active optoelectronic components in the vdW material dielectric platform using the same InSe integrated device with metallic contacts (shown in Fig. 3a, details in the Device fabrication section). Firstly, a photocurrent mapping (details in the Experimental method section) is implemented to characterise the workability of the devices. As illustrated in the inset of Fig. 4(a), the whole flake area between the metal electrodes shows photoresponse, and a clear hot area is observed below the waveguide part, indicating that the integrated photodetector is fully functional.

Subsequently, the devices are measured via waveguide coupling (details in the Experimental methods section), and \(I_0-V_d\) curves are collected at different incident intensities with the same gate voltage of ~60 V, as plotted in Fig. 4(a). The drain current \(I_0\) clearly depends on the power intensity, but the \(I_0-V_d\) curves exhibit an apparent rectifying effect. This is due to the Schottky barrier at the surface of the flake and the Ti/Au electrodes, which is also confirmed in the excitation-controlled measurement (results are shown in ESI Fig. S9†). The photo-responsivity versus incident intensity is calculated according to the data measured in the case of \(V_g = -60 \text{ V}\) and \(V_d = 2 \text{ V}\) and shown in Fig. 4(b). Based on the result, the highest photo-responsivity is ~0.115 A W\(^{-1}\) at the intensity of ~60 W cm\(^{-2}\). As a comparison, the devices are demonstrated via free-space coupling, and the results are shown in ESI Fig. S10†. The photo-responsivity of the on-chip integrated photodetector is two times higher than that of the free-space measurement. The enhancement of the photo-responsivity originates from the higher light absorption resulted from the resonance between the out-of-plane dipole and the propagating modes, which is entirely excluded in the case of free-space coupling. Nonetheless, the photo-responsivity is relatively low compared with other reports,\(^{52-64}\) but it can be much improved by optimising the fabrication processes and the design of the device, e.g., introducing an oxygen- and moisture-free environment by adding h-BN\(^6^5\) or reducing the carrier scattering at the oxidised interface by changing to polymethyl methacrylate (PMMA) substrates.\(^{58,66}\) Nevertheless, here, we demonstrate the concept of on-chip photodetectors with the vdW material dielectric platform.

5. Conclusions

Here, we have demonstrated three vital building blocks of PICs with the concept of the vdW material dielectric platform, including light-guiding waveguides, on-chip light sources, and photodetectors. Note that optical modulators,\(^{30}\) nonlinear\(^{67}\) optical frequency converters, and high-quality cavities\(^{16}\) are possible with the vdW material platform. Compared with the currently dominating material platforms (such as SOI, Si\(_3\)N\(_4\), InP, and LNOI), the vdW material dielectric platform exhibits various unique and complementary advantages, i.e., an inherent ultra-flat surface, selection of various materials as well as the CMOS compatibility. These merits offer great freedom in manufacturing, band engineering, and heterogeneous integration. However, it is worth mentioning that the challenge remains in obtaining environmentally stable, large-scale, and high-quality vdW materials, although the rapidly growing community has recently demonstrated wafer-size single-crystal semiconducting vdW materials.\(^{68-70}\) In summary, our results show that the vdW material dielectric platform holds great potential in PICs for future on-chip photonics and optoelectronics.

6. Device fabrication

Device substrate

SiO\(_2\) is deposited (PECVD, Oxford Plasmalab 80Plus, ~1720 nm) onto a heavily p-doped Si wafer which has original the ~280 nm thermal oxidised SiO\(_2\) on the surface.
MoS2 integrated device

The mechanically exfoliated MoS2 (purchased from 2D Semiconductors) flake is transferred onto the substrate. Afterward, Si3N4 (500 nm) is deposited on top of the chip by PECVD. Subsequently, the PMMA (A9) photoresist is spin-coated and patterned via the standard e-beam lithography (EBL, Vistec EBPG 5000) method. Finally, the waveguide structure is fabricated by dry etching and plasma-enhanced reactive ion etching (RIE Plasma, Oxford Plasmalab 80Plus) using CF4 gas. The sample is cleaved by a commercial dicing tool (Disco DAD 3220).

InSe integrated device

InSe (purchased from 2D Semiconductors) is mechanically exfoliated and transferred onto the substrate. After that, Si3N4 (500 nm) is deposited onto the surface by PECVD. The waveguides are fabricated by the standard EBL process and RIE Plasma dry etching using CF4 gas. Afterward, the Ti/Au electrodes are fabricated by the standard EBL process and angled metal deposition (MASA IM-9912) with −30°, 0°, and 30° separately followed by a lift-off process. Then, a protecting SiO2 (120 nm) layer is deposited on the top by PECVD. Finally, the chip is cleaved using a commercial dicing tool (Disco DAD 3220).

7. Experimental methods

Characterisation methods

Raman analysis is conducted using a micro-Raman system (WTec alpha300) with a 532 nm laser; AFM images are obtained using a Dimension Icon system (Bruker); PL images and spectra are collected with a WTec alpha300 system using a 20× objective (NA = 0.4) and a 532 nm laser as the excitation source. Data are further normalised by the intensity of the pump and the NA is taken into consideration.

PL measurement via waveguide coupling

The sample is placed onto a homemade three-dimensional alignment stage, which allows light injection from a tapered fibre to the waveguide. The whole alignment stage is then placed in the WTec alpha300 system for data collection. A 532 nm laser with an intensity of ~400 W cm⁻² is coupled into the waveguide as the pump, and the PL signal is collected by a 50× objective (NA = 0.75). Data are further normalised by the intensity of the pump and the NA is taken into consideration.

Photocurrent mapping

Photocurrent mapping is performed using the WTec alpha300 system with light coupling from the top of the devices via a 20× objective (NA = 0.4). The sample is connected to a print circuit board for data collection. Keithley 2401 and Keithley 2400 are used for applying the source/drain and gate. Two source meter units and the WTec alpha300 system are precisely controlled by a homemade LabVIEW software, which allows synchronised data collection with the moving stage. The laser used in the experiment is 50 µW/532 nm.

Optoelectrical measurement via waveguide coupling

The measurement is carried out using a homemade waveguide coupling system (illustrated in ESI Fig. S4†). Light is coupled into the waveguide via a tapered fibre, and Keithley 2401 and Keithley 2400 are used for applying the source/drain and gate. The two source meter units are grounded and controlled by a homemade LabVIEW software for data collection.

All measurements are performed in an ambient environment.

Author contributions

Z. S. conceived the project. X. C. fabricated the MoS2 integrated and InSe integrated devices and characterised the devices with the help of M. D., S. D., H. H. Y., D. L. and X. C. M. D., S. D., and H. H. Y. carried out the photonic and optoelectronic measurements. V. Y. P. carried out the numerical simulation. X. C. and Z. S. analysed the data and wrote the manuscript with input from all authors. All authors reviewed the manuscript.

Conflicts of interest

There are no conflicts to declare.

Acknowledgements

We acknowledge the provision of facilities and technical support from the Otaniemi research infrastructure (OtaNano-Micronova Nanofabrication Centre and OtaNano-Nanomicroscopy Center). This work was funded by the Academy of Finland (314810, 333982, 336144, 336818 and 340932), the Academy of Finland Flagship Programme (320167, PREIN), the European Union’s Horizon 2020 research and innovation program (820423, S2QUIP; 965124, FEMTOCHIP), the EU H2020-MSCA-RISE-872049 (IPN-Bio), Business Finland (ALDEL), and ERC (834742). X. C. acknowledges the funding support from the China Scholarship Council (CSC).

References

Nanoscale

This journal is © The Royal Society of Chemistry 2022

Nanoscale Paper

This article is licensed under a Creative Commons Attribution 3.0 Unported Licence.

View Article Online

Open Access Article. Published on 30 May 2022. Downloaded on 7/18/2022 11:29:15 AM.

This article is licensed under a Creative Commons Attribution 3.0 Unported Licence.

View Article Online

Open Access Article. Published on 30 May 2022. Downloaded on 7/18/2022 11:29:15 AM.


